Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
bb68ff55
Commit
bb68ff55
authored
Mar 01, 1995
by
Michael Meissner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Silence warnings on uminsi3, umaxsi3.
From-SVN: r9100
parent
02103577
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
6 deletions
+14
-6
gcc/config/rs6000/rs6000.md
+14
-6
No files found.
gcc/config/rs6000/rs6000.md
View file @
bb68ff55
...
...
@@ -936,9 +936,9 @@
(define_expand "uminsi3"
[
(set (match_dup 3) (xor:SI (match_operand:SI 1 "gpc_reg_operand" "")
(
const_int -2147483648
)))
(
match_dup 5
)))
(set (match_dup 4) (xor:SI (match_operand:SI 2 "gpc_reg_operand" "")
(
const_int -2147483648
)))
(
match_dup 5
)))
(set (match_dup 3) (if_then_else:SI (gt (match_dup 3) (match_dup 4))
(const_int 0)
(minus:SI (match_dup 4) (match_dup 3))))
...
...
@@ -946,13 +946,17 @@
(minus:SI (match_dup 2) (match_dup 3)))]
"TARGET_POWER"
"
{ operands
[
3
]
= gen_reg_rtx (SImode); operands
[
4
]
= gen_reg_rtx (SImode); }")
{
operands
[
3
]
= gen_reg_rtx (SImode);
operands
[
4
]
= gen_reg_rtx (SImode);
operands
[
5
]
= GEN_INT (-2147483647 - 1);
}")
(define_expand "umaxsi3"
[
(set (match_dup 3) (xor:SI (match_operand:SI 1 "gpc_reg_operand" "")
(
const_int -2147483648
)))
(
match_dup 5
)))
(set (match_dup 4) (xor:SI (match_operand:SI 2 "gpc_reg_operand" "")
(
const_int -2147483648
)))
(
match_dup 5
)))
(set (match_dup 3) (if_then_else:SI (gt (match_dup 3) (match_dup 4))
(const_int 0)
(minus:SI (match_dup 4) (match_dup 3))))
...
...
@@ -960,7 +964,11 @@
(plus:SI (match_dup 3) (match_dup 1)))]
"TARGET_POWER"
"
{ operands
[
3
]
= gen_reg_rtx (SImode); operands
[
4
]
= gen_reg_rtx (SImode); }")
{
operands
[
3
]
= gen_reg_rtx (SImode);
operands
[
4
]
= gen_reg_rtx (SImode);
operands
[
5
]
= GEN_INT (-2147483647 - 1);
}")
(define_insn ""
[
(set (match_operand:SI 0 "gpc_reg_operand" "=r")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment