Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
bb66e0f6
Commit
bb66e0f6
authored
Jan 28, 1993
by
Ian Lance Taylor
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Use %/ before register names in 68000 version of umul_ppmm.
From-SVN: r3377
parent
6574a8c4
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
25 additions
and
24 deletions
+25
-24
gcc/longlong.h
+25
-24
No files found.
gcc/longlong.h
View file @
bb66e0f6
...
@@ -411,33 +411,34 @@
...
@@ -411,33 +411,34 @@
: "
=
d
" ((USItype)(count)) \
: "
=
d
" ((USItype)(count)) \
: "
od
" ((USItype)(x)), "
n
" (0))
: "
od
" ((USItype)(x)), "
n
" (0))
#else /* not mc68020 */
#else /* not mc68020 */
/* %/ inserts REGISTER_PREFIX. */
#define umul_ppmm(xh, xl, a, b) \
#define umul_ppmm(xh, xl, a, b) \
__asm__ ("
|
Inlined
umul_ppmm
__asm__ ("
|
Inlined
umul_ppmm
movel
%
2
,
d0
movel
%
2
,
%/
d0
movel
%
3
,
d1
movel
%
3
,
%/
d1
movel
d0
,
d2
movel
%/
d0
,
%/
d2
swap
d0
swap
%/
d0
movel
d1
,
d3
movel
%/
d1
,
%/
d3
swap
d1
swap
%/
d1
movew
d2
,
d4
movew
%/
d2
,
%/
d4
mulu
d3
,
d4
mulu
%/
d3
,
%/
d4
mulu
d1
,
d2
mulu
%/
d1
,
%/
d2
mulu
d0
,
d3
mulu
%/
d0
,
%/
d3
mulu
d0
,
d1
mulu
%/
d0
,
%/
d1
movel
d4
,
d0
movel
%/
d4
,
%/
d0
eorw
d0
,
d0
eorw
%/
d0
,
%/
d0
swap
d0
swap
%/
d0
addl
d0
,
d2
addl
%/
d0
,
%/
d2
addl
d3
,
d2
addl
%/
d3
,
%/
d2
jcc
1
f
jcc
1
f
addl
#
65536
,
d1
addl
#
65536
,
%/
d1
1
:
swap
d2
1
:
swap
%/
d2
moveq
#
0
,
d0
moveq
#
0
,
%/
d0
movew
d2
,
d0
movew
%/
d2
,
%/
d0
movew
d4
,
d2
movew
%/
d4
,
%/
d2
movel
d2
,
%
1
movel
%/
d2
,
%
1
addl
d1
,
d0
addl
%/
d1
,
%/
d0
movel
d0
,
%
0
"
\
movel
%/
d0
,
%
0
"
\
: "
=
g
" ((USItype)(xh)), \
: "
=
g
" ((USItype)(xh)), \
"
=
g
" ((USItype)(xl)) \
"
=
g
" ((USItype)(xl)) \
: "
g
" ((USItype)(a)), \
: "
g
" ((USItype)(a)), \
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment