Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
bac7cdfd
Commit
bac7cdfd
authored
Feb 03, 1994
by
Doug Evans
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(store_bit_field, insv case): Don't use PUT_MODE on
xop0 when it is a SUBREG, generate a new SUBREG. From-SVN: r6478
parent
e658434c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
1 deletions
+3
-1
gcc/expmed.c
+3
-1
No files found.
gcc/expmed.c
View file @
bac7cdfd
...
...
@@ -421,7 +421,9 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, align, total_size)
/* If xop0 is a register, we need it in MAXMODE
to make it acceptable to the format of insv. */
if
(
GET_CODE
(
xop0
)
==
SUBREG
)
PUT_MODE
(
xop0
,
maxmode
);
/* We can't just change the mode, because this might clobber op0,
and we will need the original value of op0 if insv fails. */
xop0
=
gen_rtx
(
SUBREG
,
maxmode
,
SUBREG_REG
(
xop0
),
SUBREG_WORD
(
xop0
));
if
(
GET_CODE
(
xop0
)
==
REG
&&
GET_MODE
(
xop0
)
!=
maxmode
)
xop0
=
gen_rtx
(
SUBREG
,
maxmode
,
xop0
,
0
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment