Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
b812f401
Commit
b812f401
authored
Jun 30, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(umulsi3_highpart, smulsi3_highpart): Fix constraint for operand 0 in
define_insn. From-SVN: r7625
parent
bc026668
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
gcc/config/m68k/m68k.md
+4
-4
No files found.
gcc/config/m68k/m68k.md
View file @
b812f401
...
...
@@ -2554,7 +2554,7 @@
}")
(define_insn ""
[
(set (match_operand:SI 0 "register_operand" "=
r
")
[
(set (match_operand:SI 0 "register_operand" "=
d
")
(truncate:SI
(lshiftrt:DI
(mult:DI (zero_extend:DI (match_operand:SI 2 "register_operand" "%1"))
...
...
@@ -2565,7 +2565,7 @@
"mulu%.l %3,%0:%1")
(define_insn "const_umulsi3_highpart"
[
(set (match_operand:SI 0 "register_operand" "=
r
")
[
(set (match_operand:SI 0 "register_operand" "=
d
")
(truncate:SI
(lshiftrt:DI
(mult:DI (zero_extend:DI (match_operand:SI 2 "register_operand" "1"))
...
...
@@ -2598,7 +2598,7 @@
}")
(define_insn ""
[
(set (match_operand:SI 0 "register_operand" "=
r
")
[
(set (match_operand:SI 0 "register_operand" "=
d
")
(truncate:SI
(lshiftrt:DI
(mult:DI (sign_extend:DI (match_operand:SI 2 "register_operand" "%1"))
...
...
@@ -2609,7 +2609,7 @@
"muls%.l %3,%0:%1")
(define_insn "const_smulsi3_highpart"
[
(set (match_operand:SI 0 "register_operand" "=
r
")
[
(set (match_operand:SI 0 "register_operand" "=
d
")
(truncate:SI
(lshiftrt:DI
(mult:DI (sign_extend:DI (match_operand:SI 2 "register_operand" "1"))
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment