Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
b6bd3371
Commit
b6bd3371
authored
Jan 28, 2007
by
David Edelsohn
Committed by
David Edelsohn
Jan 28, 2007
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* doc/md.texi (Standard Pattern Names): Document blockage pattern.
From-SVN: r121268
parent
7217a9eb
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
11 additions
and
0 deletions
+11
-0
gcc/ChangeLog
+4
-0
gcc/doc/md.texi
+7
-0
No files found.
gcc/ChangeLog
View file @
b6bd3371
2007-01-28 David Edelsohn <edelsohn@gnu.org>
* doc/md.texi (Standard Pattern Names): Document blockage pattern.
2007-01-28 Zdenek Dvorak <dvorakz@suse.cz>
2007-01-28 Zdenek Dvorak <dvorakz@suse.cz>
* tree-ssa-loop-unswitch.c: Include tree-inline.h.
* tree-ssa-loop-unswitch.c: Include tree-inline.h.
...
...
gcc/doc/md.texi
View file @
b6bd3371
...
@@ -4704,6 +4704,13 @@ respectively, a low or moderate degree of temporal locality.
...
@@ -4704,6 +4704,13 @@ respectively, a low or moderate degree of temporal locality.
Targets
that
do
not
support
write
prefetches
or
locality
hints
can
ignore
Targets
that
do
not
support
write
prefetches
or
locality
hints
can
ignore
the
values
of
operands
1
and
2
.
the
values
of
operands
1
and
2
.
@cindex
@code{
blockage
}
instruction
pattern
@item
@samp{
blockage
}
This
pattern
defines
a
pseudo
insn
that
prevents
the
instruction
scheduler
from
moving
instructions
across
the
boundary
defined
by
the
blockage
insn
.
Normally
an
UNSPEC_VOLATILE
pattern
.
@cindex
@code{
memory_barrier
}
instruction
pattern
@cindex
@code{
memory_barrier
}
instruction
pattern
@item
@samp{
memory_barrier
}
@item
@samp{
memory_barrier
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment