Commit b5f8f063 by Steve Ellcey Committed by Steve Ellcey

mips.md (prefetch): Use lw instead of ld on loongson in 32bit mode.

2013-08-13  Steve Ellcey  <sellcey@mips.com>

	* config/mips/mips.md (prefetch): Use lw instead of ld on
	loongson in 32bit mode.

From-SVN: r201691
parent 4de80584
2013-08-13 Steve Ellcey <sellcey@mips.com>
* config/mips/mips.md (prefetch): Use lw instead of ld on
loongson in 32bit mode.
2013-08-13 Nick Clifton <nickc@redhat.com> 2013-08-13 Nick Clifton <nickc@redhat.com>
* config.gcc: (avr-linux): Allow for tmake_file not being empty. * config.gcc: (avr-linux): Allow for tmake_file not being empty.
......
...@@ -6673,8 +6673,13 @@ ...@@ -6673,8 +6673,13 @@
"ISA_HAS_PREFETCH && TARGET_EXPLICIT_RELOCS" "ISA_HAS_PREFETCH && TARGET_EXPLICIT_RELOCS"
{ {
if (TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A) if (TARGET_LOONGSON_2EF || TARGET_LOONGSON_3A)
/* Loongson 2[ef] and Loongson 3a use load to $0 to perform prefetching. */ {
return "ld\t$0,%a0"; /* Loongson 2[ef] and Loongson 3a use load to $0 for prefetching. */
if (TARGET_64BIT)
return "ld\t$0,%a0";
else
return "lw\t$0,%a0";
}
operands[1] = mips_prefetch_cookie (operands[1], operands[2]); operands[1] = mips_prefetch_cookie (operands[1], operands[2]);
return "pref\t%1,%a0"; return "pref\t%1,%a0";
} }
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment