Skip to content

R
riscv-gcc-1
Commit b4d34be1 by J"orn Rennecke Committed by Joern Rennecke
Options

From Toshiyasu Morita: 

	* sh.h (CACHE_LOG): SH2 has cache, too.

From-SVN: r25515
parent 1746404b
Showing with 8 additions and 2 deletions
gcc/ChangeLog
Mon Mar 1 21:44:30 1999 J"orn Rennecke <amylaar@cygnus.co.uk>
From Toshiyasu Morita:
* sh.h (CACHE_LOG): SH2 has cache, too.
Mon Mar 1 14:23:36 1999 Catherine Moore <clm@cygnus.com>
* toplev.c (compile_file): Disable -ffunction-sections and
......
gcc/config/sh/sh.h
......@@ -306,8 +306,9 @@ do { \
#define STACK_BOUNDARY BIGGEST_ALIGNMENT
/* The log (base 2) of the cache line size, in bytes. Processors prior to
SH3 have no actual cache, but they fetch code in chunks of 4 bytes. */
#define CACHE_LOG (TARGET_CACHE32 ? 5 : TARGET_SH3 ? 4 : 2)
SH2 have no actual cache, but they fetch code in chunks of 4 bytes.
The SH2/3 have 16 byte cache lines, and the SH4 has a 32 byte cache line */
#define CACHE_LOG (TARGET_CACHE32 ? 5 : TARGET_SH2 ? 4 : 2)
/* Allocation boundary (in *bits*) for the code of a function.
32 bit alignment is faster, because instructions are always fetched as a
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment