Commit afbf6e97 by H.J. Lu Committed by H.J. Lu

Enable *movabs<mode>_[12] only for TARGET_LP64

2012-02-27  H.J. Lu  <hongjiu.lu@intel.com>

	PR target/52352
	* config/i386/i386.md (*movabs<mode>_1): Enable only for
	TARGET_LP64.
	(*movabs<mode>_2): Likewise.

From-SVN: r184604
parent 56b15099
2012-02-27 H.J. Lu <hongjiu.lu@intel.com>
PR target/52352
* config/i386/i386.md (*movabs<mode>_1): Enable only for
TARGET_LP64.
(*movabs<mode>_2): Likewise.
2012-02-27 Jakub Jelinek <jakub@redhat.com> 2012-02-27 Jakub Jelinek <jakub@redhat.com>
PR target/52375 PR target/52375
......
...@@ -2362,7 +2362,7 @@ ...@@ -2362,7 +2362,7 @@
(define_insn "*movabs<mode>_1" (define_insn "*movabs<mode>_1"
[(set (mem:SWI1248x (match_operand:DI 0 "x86_64_movabs_operand" "i,r")) [(set (mem:SWI1248x (match_operand:DI 0 "x86_64_movabs_operand" "i,r"))
(match_operand:SWI1248x 1 "nonmemory_operand" "a,r<i>"))] (match_operand:SWI1248x 1 "nonmemory_operand" "a,r<i>"))]
"TARGET_64BIT && ix86_check_movabs (insn, 0)" "TARGET_LP64 && ix86_check_movabs (insn, 0)"
"@ "@
movabs{<imodesuffix>}\t{%1, %P0|%P0, %1} movabs{<imodesuffix>}\t{%1, %P0|%P0, %1}
mov{<imodesuffix>}\t{%1, %a0|%a0, %1}" mov{<imodesuffix>}\t{%1, %a0|%a0, %1}"
...@@ -2376,7 +2376,7 @@ ...@@ -2376,7 +2376,7 @@
(define_insn "*movabs<mode>_2" (define_insn "*movabs<mode>_2"
[(set (match_operand:SWI1248x 0 "register_operand" "=a,r") [(set (match_operand:SWI1248x 0 "register_operand" "=a,r")
(mem:SWI1248x (match_operand:DI 1 "x86_64_movabs_operand" "i,r")))] (mem:SWI1248x (match_operand:DI 1 "x86_64_movabs_operand" "i,r")))]
"TARGET_64BIT && ix86_check_movabs (insn, 1)" "TARGET_LP64 && ix86_check_movabs (insn, 1)"
"@ "@
movabs{<imodesuffix>}\t{%P1, %0|%0, %P1} movabs{<imodesuffix>}\t{%P1, %0|%0, %P1}
mov{<imodesuffix>}\t{%a1, %0|%0, %a1}" mov{<imodesuffix>}\t{%a1, %0|%0, %a1}"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment