Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
ab0b6581
Commit
ab0b6581
authored
Jul 01, 1994
by
Torbjorn Granlund
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(expand_divmod): Put OP0 in a register when computing
remainder, or when OP1 is constant. From-SVN: r7628
parent
e9c11411
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
3 deletions
+4
-3
gcc/expmed.c
+4
-3
No files found.
gcc/expmed.c
View file @
ab0b6581
...
@@ -2680,9 +2680,10 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
...
@@ -2680,9 +2680,10 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
if
(
GET_CODE
(
op1
)
==
MEM
&&
MEM_VOLATILE_P
(
op1
))
if
(
GET_CODE
(
op1
)
==
MEM
&&
MEM_VOLATILE_P
(
op1
))
op1
=
force_reg
(
compute_mode
,
op1
);
op1
=
force_reg
(
compute_mode
,
op1
);
#if 0
/* If we need the remainder or if OP1 is constant, we need to
op0 = force_reg (mode, op0);
put OP0 in a register in case it has any queued subexpressions. */
#endif
if
(
rem_flag
||
op1_is_constant
)
op0
=
force_reg
(
compute_mode
,
op0
);
last
=
get_last_insn
();
last
=
get_last_insn
();
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment