Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
a9cd25ec
Commit
a9cd25ec
authored
Jan 19, 1997
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(movh[if]-1): Corrected.
(movtqf-1): Deleted. From-SVN: r13526
parent
d8fa884b
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
37 deletions
+4
-37
gcc/config/1750a/1750a.md
+4
-37
No files found.
gcc/config/1750a/1750a.md
View file @
a9cd25ec
...
...
@@ -422,15 +422,8 @@
(match_operand:HI 1 "small_nonneg_const" "K"))]
""
"
*
{
rtx new_opnds
[
2
]
;
new_opnds
[
0
]
= operands
[
0
]
;
new_opnds
[
1
]
= operands
[
1
]
;
output_asm_insn (
\"
stc 0,%0 ;movhi cst->mem
\"
, new_opnds);
add_1_to_mem (new_opnds
[
0
]
);
output_asm_insn (
\"
stc %1,%0
\"
, new_opnds);
return
\"
;
\"
;
}
output_asm_insn (
\"
stc 0,%0 ;movhi cst->mem
\"
, operands);
return
\"
stc %1,%A0
\"
;
")
;; The movhi pattern.
...
...
@@ -470,15 +463,8 @@
(match_operand:HF 1 "zero_operand" "G"))]
""
"
*
{
rtx new_opnds
[
2
]
;
new_opnds
[
0
]
= operands
[
0
]
;
new_opnds
[
1
]
= operands
[
1
]
;
output_asm_insn (
\"
stc 0,%0 ;movhf 0.0->mem
\"
, new_opnds);
add_1_to_mem (new_opnds
[
0
]
);
output_asm_insn (
\"
stc 0,%0
\"
, new_opnds);
return
\"
;
\"
;
}
output_asm_insn (
\"
stc 0,%0 ;movhf 0.0->mem
\"
, operands);
return
\"
stc 0,%A0
\"
;
")
(define_insn "movhf"
...
...
@@ -493,25 +479,6 @@
;; Longfloat moves
; Move TQFmode zero to memory
(define_insn ""
[
(set (match_operand:TQF 0 "memory_operand" "=m")
(match_operand:TQF 1 "zero_operand" "G"))]
""
"
*
{
rtx new_opnds
[
2
]
;
new_opnds
[
0
]
= operands
[
0
]
;
new_opnds
[
1
]
= operands
[
1
]
;
output_asm_insn (
\"
stc 0,%0 ;movtqf 0.0->mem
\"
, new_opnds);
add_1_to_mem (new_opnds
[
0
]
);
output_asm_insn (
\"
stc 0,%0
\"
, new_opnds);
add_1_to_mem (new_opnds
[
0
]
);
output_asm_insn (
\"
stc 0,%0
\"
, new_opnds);
return
\"
;
\"
;
}
")
(define_insn "movtqf"
[
(set (match_operand:TQF 0 "general_operand" "=r,r,m")
(match_operand:TQF 1 "general_operand" "r,m,r"))]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment