Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
a51ccef3
Commit
a51ccef3
authored
23 years ago
by
David Edelsohn
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fix typo
From-SVN: r42112
parent
78e1b90d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
1 deletions
+1
-1
gcc/ChangeLog
+1
-1
No files found.
gcc/ChangeLog
View file @
a51ccef3
...
...
@@ -3,7 +3,7 @@
*
rs6000
.
md
(
movdi
splitter
)
:
Sign
extend
more
efficiently
.
*
rs6000
.
c
(
reg_or_arith_cint_operand
)
:
Redefine
64
-
bit
constant
to
"long long"
valid
on
32
-
bit
and
64
-
bit
hosts
.
(
logical_operand
)
:
Cast
trunc_int_for_mode
rturn
value
.
(
logical_operand
)
:
Cast
trunc_int_for_mode
r
e
turn
value
.
(
rs6000_emit_move
)
:
Shift
macro
to
encapsulate
variable
.
(
rs6000_va_start
)
:
Use
HOST_WIDE_INT_PRINT_DEC
.
(
rs6000_emit_
{
prologue
,
epilogue
})
:
EH
regno
is
unsigned
but
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment