Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
9e87b842
Commit
9e87b842
authored
May 14, 2010
by
Eric Botcazou
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* tree.h (TREE_ADDRESSABLE): Remove bogus usage for FIELD_DECL.
From-SVN: r159409
parent
9bb1a81b
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
29 additions
and
27 deletions
+29
-27
gcc/ChangeLog
+28
-22
gcc/tree.h
+1
-5
No files found.
gcc/ChangeLog
View file @
9e87b842
2010-05-14 Eric Botcazou <ebotcazou@adacore.com>
* tree.h (TREE_ADDRESSABLE): Remove bogus usage for FIELD_DECL.
2010-05-14 Jason Merrill <jason@redhat.com>
2010-05-14 Jason Merrill <jason@redhat.com>
PR c++/44127
PR c++/44127
...
@@ -15,8 +19,8 @@
...
@@ -15,8 +19,8 @@
* ipa.c (enqueue_cgraph_node): Update comment; do not re-enqueue
* ipa.c (enqueue_cgraph_node): Update comment; do not re-enqueue
nodes already in queue.
nodes already in queue.
(cgraph_remove_unreachable_nodes): Cleanup; fix problem with
re-enqueueing
(cgraph_remove_unreachable_nodes): Cleanup; fix problem with
node.
re-enqueueing
node.
2010-05-14 Jakub Jelinek <jakub@redhat.com>
2010-05-14 Jakub Jelinek <jakub@redhat.com>
...
@@ -43,11 +47,12 @@
...
@@ -43,11 +47,12 @@
Add check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL
Add check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL
to emit packed xor instead of packed double/packed integer
to emit packed xor instead of packed double/packed integer
xor for SSE and AVX when moving a zero value.
xor for SSE and AVX when moving a zero value.
* config/i386/sse.md: Add check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL
* config/i386/sse.md: Add check for
to emit movaps instead of movapd/movdqa for SSE and AVX.
TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL to emit movaps instead of
Add check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL to emit packed single
movapd/movdqa for SSE and AVX.
logical operations i.e and, or and xor instead of packed double logical
Add check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL to emit packed
operations for SSE and AVX.
single logical operations i.e and, or and xor instead of packed double
logical operations for SSE and AVX.
* config/i386/i386-c.c:
* config/i386/i386-c.c:
(ix86_target_macros_internal): Add PROCESSOR_BDVER1.
(ix86_target_macros_internal): Add PROCESSOR_BDVER1.
* config/i386/driver-i386.c: Turn on -mtune=native for BDVER1.
* config/i386/driver-i386.c: Turn on -mtune=native for BDVER1.
...
@@ -56,26 +61,27 @@
...
@@ -56,26 +61,27 @@
(m_BDVER1): New macro.
(m_BDVER1): New macro.
(m_AMD_MULTIPLE): Add m_BDVER1.
(m_AMD_MULTIPLE): Add m_BDVER1.
(x86_tune_use_leave, x86_tune_push_memory, x86_tune_unroll_strlen,
(x86_tune_use_leave, x86_tune_push_memory, x86_tune_unroll_strlen,
x86_tune_deep_branch_prediction, x86_tune_use_sahf, x86_tune_movx,
x86_tune_deep_branch_prediction, x86_tune_use_sahf, x86_tune_movx,
x86_tune_use_simode_fiop, x86_tune_promote_qimode,
x86_tune_use_simode_fiop, x86_tune_promote_qimode,
x86_tune_add_esp_8, x86_tune_tune_sub_esp_4, x86_tune_sub_esp_8,
x86_tune_add_esp_8, x86_tune_tune_sub_esp_4, x86_tune_sub_esp_8,
x86_tune_integer_dfmode_moves, x86_tune_partial_reg_dependency,
x86_tune_integer_dfmode_moves, x86_tune_partial_reg_dependency,
x86_tune_sse_partial_reg_dependency, x86_tune_sse_unaligned_load_optimal,
x86_tune_sse_partial_reg_dependency,
x86_tune_sse_unaligned_store_optimal, x86_tune_sse_typeless_stores,
x86_tune_sse_unaligned_load_optimal,
x86_tune_memory_mismatch_stall, x86_tune_use_ffreep,
x86_tune_sse_unaligned_store_optimal, x86_tune_sse_typeless_stores,
x86_tune_inter_unit_moves, x86_tune_inter_unit_conversions,
x86_tune_memory_mismatch_stall, x86_tune_use_ffreep,
x86_tune_use_bt, x86_tune_pad_returns, x86_tune_slow_imul_imm32_mem,
x86_tune_inter_unit_moves, x86_tune_inter_unit_conversions,
x86_tune_slow_imul_imm8, x86_tune_fuse_cmp_and_branch):
x86_tune_use_bt, x86_tune_pad_returns, x86_tune_slow_imul_imm32_mem,
x86_tune_slow_imul_imm8, x86_tune_fuse_cmp_and_branch):
Enable/disable for bdver1.
Enable/disable for bdver1.
(processor_target_table): Add bdver1_cost.
(processor_target_table): Add bdver1_cost.
(cpu_names): Add bdver1.
(cpu_names): Add bdver1.
(override_options): Set up PROCESSOR_BDVER1 for bdver1 entry in
(override_options): Set up PROCESSOR_BDVER1 for bdver1 entry in
processor_alias_table.
processor_alias_table.
(ix86_expand_vector_move_misalign): Change
(ix86_expand_vector_move_misalign): Change
.
TARGET_SSE_UNALIGNED_MOVE_OPTIMAL to TARGET_SSE_UNALIGNED_LOAD_OPTIMAL.
TARGET_SSE_UNALIGNED_MOVE_OPTIMAL to TARGET_SSE_UNALIGNED_LOAD_OPTIMAL.
Check for TARGET_SSE_UNALIGNED_STORE_OPTIMAL.
Check for TARGET_SSE_UNALIGNED_STORE_OPTIMAL.
Check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL to emit movups instead
Check for TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL to emit movups instead
of movupd/movdqu for SSE and AVX.
of movupd/movdqu for SSE and AVX.
(ix86_tune_issue_rate): Add PROCESSOR_BDVER1.
(ix86_tune_issue_rate): Add PROCESSOR_BDVER1.
(ix86_tune_adjust_cost): Add code for bdver1.
(ix86_tune_adjust_cost): Add code for bdver1.
(standard_sse_constant_opcode): Add check for
(standard_sse_constant_opcode): Add check for
...
...
gcc/tree.h
View file @
9e87b842
...
@@ -411,8 +411,7 @@ struct GTY(()) tree_common {
...
@@ -411,8 +411,7 @@ struct GTY(()) tree_common {
addressable_flag:
addressable_flag:
TREE_ADDRESSABLE in
TREE_ADDRESSABLE in
VAR_DECL, PARM_DECL, RESULT_DECL, FUNCTION_DECL, FIELD_DECL
VAR_DECL, PARM_DECL, RESULT_DECL, FUNCTION_DECL, LABEL_DECL
LABEL_DECL
all types
all types
CONSTRUCTOR, IDENTIFIER_NODE
CONSTRUCTOR, IDENTIFIER_NODE
STMT_EXPR, it means we want the result of the enclosed expression
STMT_EXPR, it means we want the result of the enclosed expression
...
@@ -1111,9 +1110,6 @@ extern void omp_clause_range_check_failed (const_tree, const char *, int,
...
@@ -1111,9 +1110,6 @@ extern void omp_clause_range_check_failed (const_tree, const char *, int,
of this is needed. So it cannot be in a register.
of this is needed. So it cannot be in a register.
In a FUNCTION_DECL, nonzero means its address is needed.
In a FUNCTION_DECL, nonzero means its address is needed.
So it must be compiled even if it is an inline function.
So it must be compiled even if it is an inline function.
In a FIELD_DECL node, it means that the programmer is permitted to
construct the address of this field. This is used for aliasing
purposes: see record_component_aliases.
In CONSTRUCTOR nodes, it means object constructed must be in memory.
In CONSTRUCTOR nodes, it means object constructed must be in memory.
In LABEL_DECL nodes, it means a goto for this label has been seen
In LABEL_DECL nodes, it means a goto for this label has been seen
from a place outside all binding contours that restore stack levels.
from a place outside all binding contours that restore stack levels.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment