Skip to content

R
riscv-gcc-1
Commit 9d04ba29 by Ilya Tocar Committed by Kirill Yukhin
Options

sse.md (vec_extract_lo_<mode><mask_name>): Fix constraint. 

gcc/
	* config/i386/sse.md (vec_extract_lo_<mode><mask_name>): Fix
	constraint.

From-SVN: r213704
parent 39c8aaa4
Showing with 7 additions and 2 deletions
gcc/ChangeLog
2014-08-07 Ilya Tocar <ilya.tocar@intel.com>
* config/i386/sse.md (vec_extract_lo_<mode><mask_name>): Fix
constraint.
2014-08-07 Trevor Saunders <tsaunders@mozilla.com>
* hash-map.h (default_hashmap_traits): Adjust overloads of hash
......
gcc/config/i386/sse.md
......@@ -5999,9 +5999,9 @@
(set_attr "mode" "<sseinsnmode>")])
(define_insn "vec_extract_lo_<mode><mask_name>"
[(set (match_operand:<ssehalfvecmode> 0 "<store_mask_predicate>" "=<store_mask_constraint>")
[(set (match_operand:<ssehalfvecmode> 0 "<store_mask_predicate>" "=<store_mask_constraint>,v")
(vec_select:<ssehalfvecmode>
(match_operand:V8FI 1 "nonimmediate_operand" "vm")
(match_operand:V8FI 1 "nonimmediate_operand" "v,m")
(parallel [(const_int 0) (const_int 1)
(const_int 2) (const_int 3)])))]
"TARGET_AVX512F && !(MEM_P (operands[0]) && MEM_P (operands[1]))"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment