Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
9cebe490
Commit
9cebe490
authored
Mar 31, 1992
by
Richard Stallman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
*** empty log message ***
From-SVN: r643
parent
128e9009
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
19 additions
and
19 deletions
+19
-19
gcc/config/m68k/m68k.md
+19
-19
No files found.
gcc/config/m68k/m68k.md
View file @
9cebe490
...
...
@@ -394,7 +394,7 @@
#ifdef SGS_CMP_ORDER
return
\"
cmp%.l %d1,%d0
\"
;
#else
return
\"
cmp%.l %d0,%d1
\"
;
return
\"
cmp%.l %d0,%d1
\"
;
#endif
}
#ifdef SGS_CMP_ORDER
...
...
@@ -419,7 +419,7 @@
#ifdef SGS_CMP_ORDER
return
\"
cmp%.w %d1,%d0
\"
;
#else
return
\"
cmp%.w %d0,%d1
\"
;
return
\"
cmp%.w %d0,%d1
\"
;
#endif
}
#ifdef SGS_CMP_ORDER
...
...
@@ -759,9 +759,9 @@
{
operands
[
1
]
= gen_rtx (CONST_INT, VOIDmode, INTVAL (operands
[
1
]
) - 8);
#if defined(MOTOROLA) && !defined(CRDS)
return
\"
moveq%.l %1,%0;addq%.w %#8,%0
\"
;
return
\"
moveq%.l %1,%0
\
;
addq%.w %#8,%0
\"
;
#else
return
\"
moveq %1,%0;addq%.w %#8,%0
\"
;
return
\"
moveq %1,%0
\
;
addq%.w %#8,%0
\"
;
#endif
}
else if (DATA_REG_P (operands
[
0
]
)
...
...
@@ -786,9 +786,9 @@
{
operands
[
1
]
= gen_rtx (CONST_INT, VOIDmode, INTVAL (operands
[
1
]
) / 2);
#if defined(MOTOROLA) && !defined(CRDS)
return
\"
moveq%.l %1,%0;add%.w %0,%0
\"
;
return
\"
moveq%.l %1,%0
\
;
add%.w %0,%0
\"
;
#else
return
\"
moveq %1,%0;add%.w %0,%0
\"
;
return
\"
moveq %1,%0
\
;
add%.w %0,%0
\"
;
#endif
}
else if (ADDRESS_REG_P (operands
[
0
]
)
...
...
@@ -1755,7 +1755,7 @@
&& TARGET_68020)
{
operands
[
2
]
= gen_rtx (CONST_INT, VOIDmode, INTVAL (operands
[
2
]
) - 8);
return
\"
addq%.w %#8,%0
;
addq%.w %2,%0
\"
;
return
\"
addq%.w %#8,%0
\;
addq%.w %2,%0
\"
;
}
if (INTVAL (operands
[
2
]
) < -8
&& INTVAL (operands
[
2
]
) >= -16
...
...
@@ -1764,7 +1764,7 @@
{
operands
[
2
]
= gen_rtx (CONST_INT, VOIDmode,
-
INTVAL (operands
[
2
]
) - 8);
return
\"
subq%.w %#8,%0
;
subq%.w %2,%0
\"
;
return
\"
subq%.w %#8,%0
\;
subq%.w %2,%0
\"
;
}
#endif
if (ADDRESS_REG_P (operands
[
0
]
)
...
...
@@ -1821,7 +1821,7 @@
&& TARGET_68020)
{
operands[2] = gen_rtx (CONST_INT, VOIDmode, INTVAL (operands[2]) - 8);
return \"addq%.w %#8,%0
;
addq%.w %2,%0\";
return \"addq%.w %#8,%0
\;
addq%.w %2,%0\";
}
if (INTVAL (operands[2]) < -8
&& INTVAL (operands[2]) >= -16
...
...
@@ -1830,7 +1830,7 @@
{
operands[2] = gen_rtx (CONST_INT, VOIDmode,
- INTVAL (operands[2]) - 8);
return \"subq%.w %#8,%0
;
subq%.w %2,%0\";
return \"subq%.w %#8,%0
\;
subq%.w %2,%0\";
}
}
#endif
...
...
@@ -1881,7 +1881,7 @@
&& TARGET_68020)
{
operands[1] = gen_rtx (CONST_INT, VOIDmode, INTVAL (operands[1]) - 8);
return \"addq%.w %#8,%0
;
addq%.w %1,%0\";
return \"addq%.w %#8,%0
\;
addq%.w %1,%0\";
}
if (INTVAL (operands[1]) < -8
&& INTVAL (operands[1]) >= -16
...
...
@@ -1890,7 +1890,7 @@
{
operands[1] = gen_rtx (CONST_INT, VOIDmode,
- INTVAL (operands[1]) - 8);
return \"subq%.w %#8,%0
;
subq%.w %1,%0\";
return \"subq%.w %#8,%0
\;
subq%.w %1,%0\";
}
}
#endif
...
...
@@ -1935,7 +1935,7 @@
&& TARGET_68020)
{
operands[1] = gen_rtx (CONST_INT, VOIDmode, INTVAL (operands[1]) - 8);
return \"addq%.w %#8,%0
;
addq%.w %1,%0\";
return \"addq%.w %#8,%0
\;
addq%.w %1,%0\";
}
if (INTVAL (operands[1]) < -8
&& INTVAL (operands[1]) >= -16
...
...
@@ -1944,7 +1944,7 @@
{
operands[1] = gen_rtx (CONST_INT, VOIDmode,
- INTVAL (operands[1]) - 8);
return \"subq%.w %#8,%0
;
subq%.w %1,%0\";
return \"subq%.w %#8,%0
\;
subq%.w %1,%0\";
}
}
#endif
...
...
@@ -2154,7 +2154,7 @@
&& TARGET_68020)
{
operands
[
2
]
= gen_rtx (CONST_INT, VOIDmode, INTVAL (operands
[
2
]
) - 8);
return
\"
subq%.w %#8,%0
;
subq%.w %2,%0
\"
;
return
\"
subq%.w %#8,%0
\;
subq%.w %2,%0
\"
;
}
#endif
if (ADDRESS_REG_P (operands
[
0
]
)
...
...
@@ -2446,7 +2446,7 @@
if (rtx_equal_p (operands
[
0
]
, operands
[
2
]
))
return
\"
fpmul%.d %y1,%0
\"
;
if (which_alternative == 0)
return
\"
fpmul3%.d %w2,%w1,%0
\"
;
return
\"
fpmul3%.d %w2,%w1,%0
\"
;
return
\"
fpmul3%.d %x2,%x1,%0
\"
;
}")
...
...
@@ -4758,7 +4758,7 @@
{
xoperands
[
1
]
= gen_rtx (CONST_INT, VOIDmode,
INTVAL (xoperands
[
1
]
) - 8);
output_asm_insn (
\"
addq%.w %#8,%0
;
addq%.w %1,%0
\"
, xoperands);
output_asm_insn (
\"
addq%.w %#8,%0
\;
addq%.w %1,%0
\"
, xoperands);
}
else
#endif
...
...
@@ -4795,7 +4795,7 @@
{
xoperands
[
1
]
= gen_rtx (CONST_INT, VOIDmode,
INTVAL (xoperands
[
1
]
) - 8);
output_asm_insn (
\"
addq%.w %#8,%0
;
addq%.w %1,%0
\"
, xoperands);
output_asm_insn (
\"
addq%.w %#8,%0
\;
addq%.w %1,%0
\"
, xoperands);
}
else
#endif
...
...
@@ -4848,7 +4848,7 @@
;; jCC label
;;
;; Which moves the jCC condition outside the inner loop for free.
;;
;;
(define_peephole
[
(set (pc) (if_then_else (match_operator 3 "valid_dbcc_comparison_p"
[
(cc0) (const_int 0)
]
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment