Commit 9c023bf0 by Yufeng Zhang Committed by Yufeng Zhang

aarch64.c (aarch64_add_offset): Change to pass 'mode' to aarch64_plus_immediate and gen_rtx_PLUS.

gcc/

	* config/aarch64/aarch64.c (aarch64_add_offset): Change to pass
	'mode' to aarch64_plus_immediate and gen_rtx_PLUS.

From-SVN: r200466
parent 17ee10db
2013-06-27 Yufeng Zhang <yufeng.zhang@arm.com>
* config/aarch64/aarch64.c (aarch64_add_offset): Change to pass
'mode' to aarch64_plus_immediate and gen_rtx_PLUS.
2013-06-27 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
* config/s390/s390.c: Rename UNSPEC_CCU_TO_INT to
......
......@@ -804,7 +804,7 @@ aarch64_force_temporary (rtx x, rtx value)
static rtx
aarch64_add_offset (enum machine_mode mode, rtx temp, rtx reg, HOST_WIDE_INT offset)
{
if (!aarch64_plus_immediate (GEN_INT (offset), DImode))
if (!aarch64_plus_immediate (GEN_INT (offset), mode))
{
rtx high;
/* Load the full offset into a register. This
......@@ -812,7 +812,7 @@ aarch64_add_offset (enum machine_mode mode, rtx temp, rtx reg, HOST_WIDE_INT off
high = GEN_INT (offset);
offset = 0;
high = aarch64_force_temporary (temp, high);
reg = aarch64_force_temporary (temp, gen_rtx_PLUS (Pmode, high, reg));
reg = aarch64_force_temporary (temp, gen_rtx_PLUS (mode, high, reg));
}
return plus_constant (mode, reg, offset);
}
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment