Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
9953e375
Commit
9953e375
authored
Aug 31, 1998
by
Richard Henderson
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Document TImode out of 2nd Haifa pass.
From-SVN: r22128
parent
6dfdecdb
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
12 additions
and
3 deletions
+12
-3
gcc/rtl.texi
+12
-3
No files found.
gcc/rtl.texi
View file @
9953e375
...
...
@@ -2368,14 +2368,23 @@ Appears following each call to @code{setjmp} or a related function.
These
codes
are
printed
symbolically
when
they
appear
in
debugging
dumps
.
@end
table
@cindex
@code
{
TImode
},
in
@code
{
insn
}
@cindex
@code
{
HImode
},
in
@code
{
insn
}
@cindex
@code
{
QImode
},
in
@code
{
insn
}
The
machine
mode
of
an
insn
is
normally
@code
{
VOIDmode
},
but
some
phases
use
the
mode
for
various
purposes
;
for
example
,
the
reload
pass
sets
it
to
@code
{
HImode
}
if
the
insn
needs
reloading
but
not
register
elimination
and
@code
{
QImode
}
if
both
are
required
.
The
common
subexpression
elimination
pass
sets
the
mode
of
an
insn
to
@code
{
QImode
}
when
it
is
the
first
insn
in
a
block
that
has
already
been
processed
.
elimination
and
@code
{
QImode
}
if
both
are
required
.
The
common
subexpression
elimination
pass
sets
the
mode
of
an
insn
to
@code
{
QImode
}
when
it
is
the
first
insn
in
a
block
that
has
already
been
processed
.
The
second
Haifa
scheduling
pass
,
for
targets
that
can
multiple
issue
,
sets
the
mode
of
an
insn
to
@code
{
TImode
}
when
it
is
believed
that
the
instruction
begins
an
issue
group
.
That
is
,
when
the
instruction
cannot
issue
simultaneously
with
the
previous
.
This
may
be
relied
on
by
later
passes
,
in
particular
machine
-
dependant
reorg
.
Here
is
a
table
of
the
extra
fields
of
@code
{
insn
},
@code
{
jump_insn
}
and
@code
{
call_insn
}
insns
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment