Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
97532d1a
Commit
97532d1a
authored
Aug 31, 2015
by
Michael Collison
Committed by
Michael Collison
Aug 31, 2015
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Rename [su]sum_widen to widen_[su]sum to reflect correct standard names.
From-SVN: r227333
parent
8f98def6
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
4 deletions
+10
-4
gcc/ChangeLog
+6
-0
gcc/doc/md.texi
+4
-4
No files found.
gcc/ChangeLog
View file @
97532d1a
2015
-
08
-
30
Michael
Collison
<
michael
.
collison
@
linaro
.
org
>
PR
other
/
67320
*
doc
.
md
.
texi
:
Rename
[
su
]
sum_widen
to
widen_
[
su
]
sum
to
reflect
correct
standard
names
2015
-
08
-
30
Bill
Schmidt
<
wschmidt
@
linux
.
vnet
.
ibm
.
com
>
2015
-
08
-
30
Bill
Schmidt
<
wschmidt
@
linux
.
vnet
.
ibm
.
com
>
*
config
/
rs6000
/
rs6000
.
c
(
swap_web_entry
):
Enlarge
*
config
/
rs6000
/
rs6000
.
c
(
swap_web_entry
):
Enlarge
...
...
gcc/doc/md.texi
View file @
97532d1a
...
@@ -4946,10 +4946,10 @@ is of a wider mode, is computed and added to operand 3. Operand 3 is of a mode
...
@@ -4946,10 +4946,10 @@ is of a wider mode, is computed and added to operand 3. Operand 3 is of a mode
equal or wider than the mode of the absolute difference. The result is placed
equal or wider than the mode of the absolute difference. The result is placed
in operand 0, which is of the same mode as operand 3.
in operand 0, which is of the same mode as operand 3.
@cindex @code{
ssum_widen
@var{m3}} instruction pattern
@cindex @code{
widen_ssum
@var{m3}} instruction pattern
@item @samp{
ssum_widen
@var{m3}}
@item @samp{
widen_ssum
@var{m3}}
@cindex @code{
usum_widen
@var{m3}} instruction pattern
@cindex @code{
widen_usum
@var{m3}} instruction pattern
@itemx @samp{
usum_widen
@var{m3}}
@itemx @samp{
widen_usum
@var{m3}}
Operands 0 and 2 are of the same mode, which is wider than the mode of
Operands 0 and 2 are of the same mode, which is wider than the mode of
operand 1. Add operand 1 to operand 2 and place the widened result in
operand 1. Add operand 1 to operand 2 and place the widened result in
operand 0. (This is used express accumulation of elements into an accumulator
operand 0. (This is used express accumulation of elements into an accumulator
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment