Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
96332fd8
Commit
96332fd8
authored
Aug 19, 2011
by
Joey Ye
Committed by
Joey Ye
Aug 19, 2011
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* gcc.c-torture/execute/20101011-1.c (DO_TEST): Skip on ARM.
From-SVN: r177890
parent
bc48e51a
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
7 additions
and
0 deletions
+7
-0
gcc/testsuite/ChangeLog
+4
-0
gcc/testsuite/gcc.c-torture/execute/20101011-1.c
+3
-0
No files found.
gcc/testsuite/ChangeLog
View file @
96332fd8
2011-08-19 Joey Ye <joey.ye@arm.com>
* gcc.c-torture/execute/20101011-1.c (DO_TEST): Skip on ARM.
2011-08-19 Mikael Morin <mikael.morin@sfr.fr>
PR fortran/50071
...
...
gcc/testsuite/gcc.c-torture/execute/20101011-1.c
View file @
96332fd8
...
...
@@ -15,6 +15,9 @@
#elif defined (__TMS320C6X__)
/* On TI C6X division by zero does not trap. */
# define DO_TEST 0
#elif defined (__arm__)
/* We cannot rely on division by zero generating a trap. */
# define DO_TEST 0
#elif defined (__mips__) && !defined(__linux__)
/* MIPS divisions do trap by default, but libgloss targets do not
intercept the trap and raise a SIGFPE. The same is probably
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment