Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
913c6f09
Commit
913c6f09
authored
Apr 22, 1992
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
entered into RCS
From-SVN: r816
parent
13837058
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
gcc/config/romp/romp.c
+4
-4
No files found.
gcc/config/romp/romp.c
View file @
913c6f09
...
...
@@ -1413,12 +1413,12 @@ output_fpop (code, op0, op1, op2, insn)
}
/* If the first and second operands are the same, merge them. Don't do this
for SFmode
in general registers because this triggers a bug in the RT fp
code. */
for SFmode
or SImode in general registers because this triggers a bug in
the RT fp
code. */
if
(
op1
&&
rtx_equal_p
(
op0
,
op1
)
&&
code
!=
EQ
&&
code
!=
GE
&&
code
!=
SET
&&
(
GET_MODE
(
op1
)
!=
SFmode
||
GET_CODE
(
op0
)
!=
REG
||
FP_REGNO_P
(
REGNO
(
op0
))))
&&
(
(
GET_MODE
(
op1
)
!=
SFmode
&&
GET_MODE
(
op1
)
!=
SImode
)
||
GET_CODE
(
op0
)
!=
REG
||
FP_REGNO_P
(
REGNO
(
op0
))))
{
op1
=
op2
;
op2
=
0
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment