Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
900a35c8
Commit
900a35c8
authored
Jan 09, 2004
by
Kazuhiro Inaoka
Committed by
Nick Clifton
Jan 09, 2004
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(call26_operand): Allow in PIC mode.
From-SVN: r75589
parent
df68f43b
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
2 additions
and
1 deletions
+2
-1
gcc/ChangeLog
+1
-0
gcc/config/m32r/m32r.c
+1
-1
No files found.
gcc/ChangeLog
View file @
900a35c8
2004-01-09 Kazuhiro Inaoka <inaoka.kazuhiro@renesas.com>
* config/m32r/m32r.h (TARGET_CPU_CPP_BUILTINS): Add __m32r__.
* config/m32r/m32r.c (call26_operand): Allow in PIC mode.
2004-01-09 Kazu Hirata <kazu@cs.umass.edu>
...
...
gcc/config/m32r/m32r.c
View file @
900a35c8
...
...
@@ -590,7 +590,7 @@ int
call26_operand
(
rtx
op
,
enum
machine_mode
mode
ATTRIBUTE_UNUSED
)
{
if
(
flag_pic
)
return
0
;
return
1
;
if
(
GET_CODE
(
op
)
==
SYMBOL_REF
)
return
SYMBOL_REF_MODEL
(
op
)
!=
M32R_MODEL_LARGE
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment