Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
8d169fc1
Commit
8d169fc1
authored
Jan 31, 2019
by
Uros Bizjak
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* libgfortran/ChangeLog: Better commit message for my last commit.
From-SVN: r268433
parent
1bd83e0b
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
4 deletions
+7
-4
libgfortran/ChangeLog
+7
-4
No files found.
libgfortran/ChangeLog
View file @
8d169fc1
2019-01-30 Uroš Bizjak <ubizjak@gmail.com>
PR fortran/88678
* config/fpu-glibc.h (support_fpu_trap): Do not try to enable
exceptions to determine if exception is supported.
PR libfortran/88678
Revert:
2016-11-16 Szabolcs Nagy <szabolcs.nagy@arm.com>
PR libfortran/78314
* config/fpu-glibc.h (support_fpu_trap): Use feenableexcept.
2019-01-30 Uroš Bizjak <ubizjak@gmail.com>
PR fortran/88678
PR
lib
fortran/88678
* config/fpu-glibc.h (set_fpu_trap_exceptions): Clear stalled
exception flags before changing trap mode. Optimize to call
feenableexcept and fedisableexcept only once.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment