Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
8bca2922
Commit
8bca2922
authored
Jun 27, 1996
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(split_di): New; from i386.c.
From-SVN: r12340
parent
3aceff0d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
34 additions
and
1 deletions
+34
-1
gcc/config/ns32k/ns32k.c
+34
-1
No files found.
gcc/config/ns32k/ns32k.c
View file @
8bca2922
/* Subroutines for assembler code output on the NS32000.
/* Subroutines for assembler code output on the NS32000.
Copyright (C) 1988, 1994, 1995 Free Software Foundation, Inc.
Copyright (C) 1988, 1994, 1995
, 1996
Free Software Foundation, Inc.
This file is part of GNU CC.
This file is part of GNU CC.
...
@@ -227,6 +227,39 @@ reg_or_mem_operand (op, mode)
...
@@ -227,6 +227,39 @@ reg_or_mem_operand (op, mode)
||
GET_CODE
(
op
)
==
MEM
));
||
GET_CODE
(
op
)
==
MEM
));
}
}
/* Split one or more DImode RTL references into pairs of SImode
references. The RTL can be REG, offsettable MEM, integer constant, or
CONST_DOUBLE. "operands" is a pointer to an array of DImode RTL to
split and "num" is its length. lo_half and hi_half are output arrays
that parallel "operands". */
void
split_di
(
operands
,
num
,
lo_half
,
hi_half
)
rtx
operands
[];
int
num
;
rtx
lo_half
[],
hi_half
[];
{
while
(
num
--
)
{
if
(
GET_CODE
(
operands
[
num
])
==
REG
)
{
lo_half
[
num
]
=
gen_rtx
(
REG
,
SImode
,
REGNO
(
operands
[
num
]));
hi_half
[
num
]
=
gen_rtx
(
REG
,
SImode
,
REGNO
(
operands
[
num
])
+
1
);
}
else
if
(
CONSTANT_P
(
operands
[
num
]))
{
split_double
(
operands
[
num
],
&
lo_half
[
num
],
&
hi_half
[
num
]);
}
else
if
(
offsettable_memref_p
(
operands
[
num
]))
{
lo_half
[
num
]
=
operands
[
num
];
hi_half
[
num
]
=
adj_offsettable_operand
(
operands
[
num
],
4
);
}
else
abort
();
}
}
/* Return the best assembler insn template
/* Return the best assembler insn template
for moving operands[1] into operands[0] as a fullword. */
for moving operands[1] into operands[0] as a fullword. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment