Skip to content

R
riscv-gcc-1
Commit 89955e36 by David Edelsohn Committed by David Edelsohn
Options

re PR target/20813 (ICE in gen_reg_rtx for 3 spec tests) 

	PR target/20813
	* config/rs6000/aix43.h (SUBSUBTARGET_SWITCHES, aix64): Add
	MASK_PPC_GFXOPT.
	* config/rs6000/aix51.h (SUBSUBTARGET_SWITCHES, aix64): Same.
	* config/rs6000/aix52.h (SUBSUBTARGET_SWITCHES, aix64): Same.
	* config/rs6000/sysv4.h (SUBTARGET_SWITCHES, 64): Same.

From-SVN: r98934
parent 70155851
Showing with 17 additions and 4 deletions
gcc/ChangeLog
2005-04-28 David Edelsohn <edelsohn@gnu.org>
PR target/20813
* config/rs6000/aix43.h (SUBSUBTARGET_SWITCHES, aix64): Add
MASK_PPC_GFXOPT.
* config/rs6000/aix51.h (SUBSUBTARGET_SWITCHES, aix64): Same.
* config/rs6000/aix52.h (SUBSUBTARGET_SWITCHES, aix64): Same.
* config/rs6000/sysv4.h (SUBTARGET_SWITCHES, 64): Same.
2005-04-28 Richard Earnshaw <richard.earnshaw@arm.com> 2005-04-28 Richard Earnshaw <richard.earnshaw@arm.com>
* arm.c (legitimize_pic_address): Fix sense of assertion test for * arm.c (legitimize_pic_address): Fix sense of assertion test for
......
gcc/config/rs6000/aix43.h
...@@ -24,7 +24,8 @@ ...@@ -24,7 +24,8 @@
/* AIX 4.3 and above support 64-bit executables. */ /* AIX 4.3 and above support 64-bit executables. */
#undef SUBSUBTARGET_SWITCHES #undef SUBSUBTARGET_SWITCHES
#define SUBSUBTARGET_SWITCHES \ #define SUBSUBTARGET_SWITCHES \
{"aix64", MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC, \ {"aix64", MASK_64BIT | MASK_POWERPC64 \
| MASK_POWERPC | MASK_PPC_GFXOPT, \
N_("Compile for 64-bit pointers") }, \ N_("Compile for 64-bit pointers") }, \
{"aix32", - (MASK_64BIT | MASK_POWERPC64), \ {"aix32", - (MASK_64BIT | MASK_POWERPC64), \
N_("Compile for 32-bit pointers") }, \ N_("Compile for 32-bit pointers") }, \
......
gcc/config/rs6000/aix51.h
...@@ -23,7 +23,8 @@ ...@@ -23,7 +23,8 @@
/* AIX V5 and above support 64-bit executables. */ /* AIX V5 and above support 64-bit executables. */
#undef SUBSUBTARGET_SWITCHES #undef SUBSUBTARGET_SWITCHES
#define SUBSUBTARGET_SWITCHES \ #define SUBSUBTARGET_SWITCHES \
{"aix64", MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC, \ {"aix64", MASK_64BIT | MASK_POWERPC64 \
| MASK_POWERPC | MASK_PPC_GFXOPT, \
N_("Compile for 64-bit pointers") }, \ N_("Compile for 64-bit pointers") }, \
{"aix32", - (MASK_64BIT | MASK_POWERPC64), \ {"aix32", - (MASK_64BIT | MASK_POWERPC64), \
N_("Compile for 32-bit pointers") }, \ N_("Compile for 32-bit pointers") }, \
......
gcc/config/rs6000/aix52.h
...@@ -23,7 +23,8 @@ ...@@ -23,7 +23,8 @@
/* AIX V5 and above support 64-bit executables. */ /* AIX V5 and above support 64-bit executables. */
#undef SUBSUBTARGET_SWITCHES #undef SUBSUBTARGET_SWITCHES
#define SUBSUBTARGET_SWITCHES \ #define SUBSUBTARGET_SWITCHES \
{"aix64", MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC, \ {"aix64", MASK_64BIT | MASK_POWERPC64 \
| MASK_POWERPC | MASK_PPC_GFXOPT, \
N_("Compile for 64-bit pointers") }, \ N_("Compile for 64-bit pointers") }, \
{"aix32", - (MASK_64BIT | MASK_POWERPC64), \ {"aix32", - (MASK_64BIT | MASK_POWERPC64), \
N_("Compile for 32-bit pointers") }, \ N_("Compile for 32-bit pointers") }, \
......
gcc/config/rs6000/sysv4.h
...@@ -150,7 +150,8 @@ extern const char *rs6000_tls_size_string; /* For -mtls-size= */ ...@@ -150,7 +150,8 @@ extern const char *rs6000_tls_size_string; /* For -mtls-size= */
N_("Set the PPC_EMB bit in the ELF flags header") }, \ N_("Set the PPC_EMB bit in the ELF flags header") }, \
{ "windiss", 0, N_("Use the WindISS simulator") }, \ { "windiss", 0, N_("Use the WindISS simulator") }, \
{ "shlib", 0, N_("no description yet") }, \ { "shlib", 0, N_("no description yet") }, \
{ "64", MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC, \ { "64", MASK_64BIT | MASK_POWERPC64 \
| MASK_POWERPC | MASK_PPC_GFXOPT, \
N_("Generate 64-bit code") }, \ N_("Generate 64-bit code") }, \
{ "32", - (MASK_64BIT | MASK_POWERPC64), \ { "32", - (MASK_64BIT | MASK_POWERPC64), \
N_("Generate 32-bit code") }, \ N_("Generate 32-bit code") }, \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment