Commit 87ee52ef by Kyrylo Tkachov Committed by Kyrylo Tkachov

[ARM][doc] Improve description of AArch32 CRC32 intrinsics.

     * doc/arm-acle-intrinsics.texi: Specify when CRC32 intrinsics are
     available.
     Simplify description of __crc32d and __crc32cd intrinsics.
     * doc/extend.texi (ARM ACLE Intrinsics): Remove comment about CRC32
     availability.

From-SVN: r211402
parent 35fa894a
2014-06-10 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
* doc/arm-acle-intrinsics.texi: Specify when CRC32 intrinsics are
available.
Simplify description of __crc32d and __crc32cd intrinsics.
* doc/extend.texi (ARM ACLE Intrinsics): Remove comment about CRC32
availability.
2014-06-10 Thomas Schwinge <thomas@codesourcery.com>
PR lto/61334
......
......@@ -4,6 +4,10 @@
@subsubsection CRC32 intrinsics
These intrinsics are available when the CRC32 architecture extension is
specified, e.g. when the @option{-march=armv8-a+crc} switch is used, or when
the target processor specified with @option{-mcpu} supports it.
@itemize @bullet
@item uint32_t __crc32b (uint32_t, uint8_t)
@*@emph{Form of expected instruction(s):} @code{crc32b @var{r0}, @var{r0}, @var{r0}}
......@@ -25,8 +29,7 @@
@itemize @bullet
@item uint32_t __crc32d (uint32_t, uint64_t)
@*@emph{Form of expected instruction(s):} Two @code{crc32w @var{r0}, @var{r0}, @var{r0}}
instructions for AArch32. One @code{crc32w @var{w0}, @var{w0}, @var{x0}} instruction for
AArch64.
instructions.
@end itemize
@itemize @bullet
......@@ -50,6 +53,5 @@ AArch64.
@itemize @bullet
@item uint32_t __crc32cd (uint32_t, uint64_t)
@*@emph{Form of expected instruction(s):} Two @code{crc32cw @var{r0}, @var{r0}, @var{r0}}
instructions for AArch32. One @code{crc32cw @var{w0}, @var{w0}, @var{x0}} instruction for
AArch64.
instructions.
@end itemize
......@@ -10516,9 +10516,6 @@ when the @option{-mfpu=neon} switch is used:
@node ARM ACLE Intrinsics
@subsection ARM ACLE Intrinsics
These built-in intrinsics for the ARMv8-A CRC32 extension are available when
the @option{-march=armv8-a+crc} switch is used:
@include arm-acle-intrinsics.texi
@node ARM Floating Point Status and Control Intrinsics
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment