Commit 872e50d3 by Richard Earnshaw Committed by Richard Earnshaw

re PR rtl-optimization/7967 (optimization produces wrong code (ARM))

PR optimization/7967
* arm.md (ne_zeroextractsi): Add clobber of the condition code
register.

From-SVN: r57278
parent dd29188b
2002-09-18 Richard Earnshaw (reanrsha@arm.com)
PR optimization/7967
* arm.md (ne_zeroextractsi): Add clobber of the condition code
register.
2002-09-18 Kazu Hirata <kazu@cs.umass.edu> 2002-09-18 Kazu Hirata <kazu@cs.umass.edu>
* config/s390/s390.c: Follow spelling convention. * config/s390/s390.c: Follow spelling convention.
......
...@@ -1838,7 +1838,8 @@ ...@@ -1838,7 +1838,8 @@
(match_operand:SI 1 "s_register_operand" "r") (match_operand:SI 1 "s_register_operand" "r")
(match_operand:SI 2 "const_int_operand" "n") (match_operand:SI 2 "const_int_operand" "n")
(match_operand:SI 3 "const_int_operand" "n")) (match_operand:SI 3 "const_int_operand" "n"))
(const_int 0)))] (const_int 0)))
(clobber (reg:CC CC_REGNUM))]
"TARGET_ARM "TARGET_ARM
&& (INTVAL (operands[3]) >= 0 && INTVAL (operands[3]) < 32 && (INTVAL (operands[3]) >= 0 && INTVAL (operands[3]) < 32
&& INTVAL (operands[2]) > 0 && INTVAL (operands[2]) > 0
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment