Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
852a1311
Commit
852a1311
authored
Jun 30, 2004
by
Steven Bosscher
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/c4x/c4x.md: Fix comment.
From-SVN: r83898
parent
badd64ad
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
18 deletions
+8
-18
gcc/ChangeLog
+6
-2
gcc/config/c4x/c4x.md
+2
-16
No files found.
gcc/ChangeLog
View file @
852a1311
2004-0630 Akos Kiss <akiss@inf.u-szeged.hu>
2004-06-30 Steven Bosscher <stevenb@suse.de>
* config/c4x/c4x.md: Fix comment.
2004-06-30 Akos Kiss <akiss@inf.u-szeged.hu>
* arm.md (cond_return_inverted): Add "length" attribute.
* arm.md (cond_return_inverted): Add "length" attribute.
...
@@ -4861,7 +4865,7 @@
...
@@ -4861,7 +4865,7 @@
2004-05-22 Zack Weinberg <zack@codesourcery.com>
2004-05-22 Zack Weinberg <zack@codesourcery.com>
* tree.h (struct tree_decl): Add possibly_inlined bit.
* tree.h (struct tree_decl): Add possibly_inlined bit.
(DECL_POSSIBLY_INLINED): New accessor macro.
(DECL_POSSIBLY_INLINED): New accessor macro.
* cgraph.h: Remove declaration of cgraph_inline_hash.
* cgraph.h: Remove declaration of cgraph_inline_hash.
* cgraph.c: Remove definition of cgraph_inline_hash.
* cgraph.c: Remove definition of cgraph_inline_hash.
...
...
gcc/config/c4x/c4x.md
View file @
852a1311
...
@@ -474,31 +474,17 @@
...
@@ -474,31 +474,17 @@
])
])
;
;
; C4x FUNCTIONAL UNITS
; C4x PIPELINE MODEL
;
; Define functional units for instruction scheduling to minimize
; pipeline conflicts.
;
;
; With the C3x, an external memory write (with no wait states) takes
; With the C3x, an external memory write (with no wait states) takes
; two cycles and an external memory read (with no wait states) takes
; two cycles and an external memory read (with no wait states) takes
; one cycle. However, an external read following an external write
; one cycle. However, an external read following an external write
; takes two cycles. With internal memory, reads and writes take
; takes two cycles. With internal memory, reads and writes take
; half a cycle.
; half a cycle.
;
; When a C4x address register is loaded it will not be available for
; When a C4x address register is loaded it will not be available for
; an extra machine cycle. Calculating with a C4x address register
; an extra machine cycle. Calculating with a C4x address register
; makes it unavailable for 2 machine cycles. To notify GCC of these
; makes it unavailable for 2 machine cycles.
; pipeline delays, each of the auxiliary and index registers are declared
; as separate functional units.
;
;
; (define_function_unit NAME MULTIPLICITY SIMULTANEITY
; TEST READY-DELAY ISSUE-DELAY
[
CONFLICT-LIST
]
)
;
; MULTIPLICITY 1 (C4x has no independent identical function units)
; SIMULTANEITY 0 (C4x is pipelined)
; READY_DELAY 1 (Results usually ready after every cyle)
; ISSUE_DELAY 1 (Can issue insns every cycle)
; Just some dummy definitions. The real work is done in c4x_adjust_cost.
; Just some dummy definitions. The real work is done in c4x_adjust_cost.
; These are needed so the min/max READY_DELAY is known.
; These are needed so the min/max READY_DELAY is known.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment