Skip to content

R
riscv-gcc-1
Commit 82ad047f by Michael Eager Committed by Michael Eager
Options

Fix bug in movdf_softfloat32. 

From-SVN: r147290
parent 03f1063f
Showing with 6 additions and 1 deletions
gcc/ChangeLog
2009-05-08 Michael Eager <eager@eagercon.com>
* config/rs6000/rs6000.md (*movdf_softfloat32): replace
!TARGET_DOUBLE_FLOAT with TARGET_SINGLE_FLOAT.
2009-05-08 Richard Guenther <rguenther@suse.de> 2009-05-08 Richard Guenther <rguenther@suse.de>
PR tree-optimization/40062 PR tree-optimization/40062
......
gcc/config/rs6000/rs6000.md
...@@ -8595,7 +8595,7 @@ ...@@ -8595,7 +8595,7 @@
[(set (match_operand:DF 0 "nonimmediate_operand" "=r,r,m,r,r,r") [(set (match_operand:DF 0 "nonimmediate_operand" "=r,r,m,r,r,r")
(match_operand:DF 1 "input_operand" "r,m,r,G,H,F"))] (match_operand:DF 1 "input_operand" "r,m,r,G,H,F"))]
"! TARGET_POWERPC64 "! TARGET_POWERPC64
&& ((TARGET_FPRS && !TARGET_DOUBLE_FLOAT) && ((TARGET_FPRS && TARGET_SINGLE_FLOAT)
|| TARGET_SOFT_FLOAT || TARGET_E500_SINGLE) || TARGET_SOFT_FLOAT || TARGET_E500_SINGLE)
&& (gpc_reg_operand (operands[0], DFmode) && (gpc_reg_operand (operands[0], DFmode)
|| gpc_reg_operand (operands[1], DFmode))" || gpc_reg_operand (operands[1], DFmode))"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment