Skip to content

R
riscv-gcc-1
Commit 8242fd2d by Joern Rennecke
Options

* sh.h (PREDICATE_CODES): Remove register_operand entry. 

From-SVN: r86055
parent 35046a54
Showing with 0 additions and 1 deletions
gcc/config/sh/sh.h
...@@ -3433,7 +3433,6 @@ extern int rtx_equal_function_value_matters; ...@@ -3433,7 +3433,6 @@ extern int rtx_equal_function_value_matters;
{"target_reg_operand", {SUBREG, REG}}, \ {"target_reg_operand", {SUBREG, REG}}, \
{"target_operand", {SUBREG, REG, LABEL_REF, SYMBOL_REF, CONST, UNSPEC}},\ {"target_operand", {SUBREG, REG, LABEL_REF, SYMBOL_REF, CONST, UNSPEC}},\
{"trunc_hi_operand", {SUBREG, REG, TRUNCATE}}, \ {"trunc_hi_operand", {SUBREG, REG, TRUNCATE}}, \
{"register_operand", {SUBREG, REG}}, \
{"sh_const_vec", {CONST_VECTOR}}, \ {"sh_const_vec", {CONST_VECTOR}}, \
{"sh_1el_vec", {CONST_VECTOR, PARALLEL}}, \ {"sh_1el_vec", {CONST_VECTOR, PARALLEL}}, \
{"sh_rep_vec", {CONST_VECTOR, PARALLEL}}, \ {"sh_rep_vec", {CONST_VECTOR, PARALLEL}}, \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment