Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
8226cd7b
Commit
8226cd7b
authored
Feb 16, 2011
by
Joseph Myers
Committed by
Joseph Myers
Feb 16, 2011
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/m32c/m32c.h (LIB_SPEC): Match -msim not -msim*.
From-SVN: r170226
parent
8c53c3ae
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
12 additions
and
8 deletions
+12
-8
gcc/ChangeLog
+4
-0
gcc/config/m32c/m32c.h
+8
-8
No files found.
gcc/ChangeLog
View file @
8226cd7b
2011-02-16 Joseph Myers <joseph@codesourcery.com>
* config/m32c/m32c.h (LIB_SPEC): Match -msim not -msim*.
2011-02-16 Joseph Myers <joseph@codesourcery.com>
* config/lm32/lm32.h (ASM_SPEC): Use %{muser-enabled} instead of
%{muser-extend-enabled}.
...
...
gcc/config/m32c/m32c.h
View file @
8226cd7b
/* Target Definitions for R8C/M16C/M32C
Copyright (C) 2005, 2007, 2008, 2009, 2010
Copyright (C) 2005, 2007, 2008, 2009, 2010
, 2011
Free Software Foundation, Inc.
Contributed by Red Hat.
...
...
@@ -54,13 +54,13 @@
family. Most of the logic here is making sure we do the right
thing when no CPU is specified, which defaults to R8C. */
#undef LIB_SPEC
#define LIB_SPEC "-( -lc %{msim
*:-lsim}%{!msim*
:-lnosys} -) \
%{msim
*
:%{!T*: %{mcpu=m32cm:%Tsim24.ld}%{mcpu=m32c:%Tsim24.ld} \
%{!mcpu=m32cm:%{!mcpu=m32c:%Tsim16.ld}}}} \
%{!T*:%{!msim
*
: %{mcpu=m16c:%Tm16c.ld} \
%{mcpu=m32cm:%Tm32cm.ld} \
%{mcpu=m32c:%Tm32c.ld} \
%{!mcpu=m16c:%{!mcpu=m32cm:%{!mcpu=m32c:%Tr8c.ld}}}}} \
#define LIB_SPEC "-( -lc %{msim
:-lsim}%{!msim
:-lnosys} -) \
%{msim:%{!T*: %{mcpu=m32cm:%Tsim24.ld}%{mcpu=m32c:%Tsim24.ld} \
%{!mcpu=m32cm:%{!mcpu=m32c:%Tsim16.ld}}}} \
%{!T*:%{!msim: %{mcpu=m16c:%Tm16c.ld} \
%{mcpu=m32cm:%Tm32cm.ld} \
%{mcpu=m32c:%Tm32c.ld} \
%{!mcpu=m16c:%{!mcpu=m32cm:%{!mcpu=m32c:%Tr8c.ld}}}}} \
"
/* Run-time Target Specification */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment