Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
7ac18cf6
Commit
7ac18cf6
authored
Apr 28, 1995
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(mov[sd]i and splits): Change call to alpha_emit_set_const.
From-SVN: r9533
parent
c8e9adec
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
21 additions
and
7 deletions
+21
-7
gcc/config/alpha/alpha.md
+21
-7
No files found.
gcc/config/alpha/alpha.md
View file @
7ac18cf6
...
...
@@ -3071,10 +3071,10 @@
;
else if (GET_CODE (operands
[
1
]
) == CONST_INT)
{
if (alpha_emit_set_const (operands
[
0
]
, INTVAL (operands
[
1
]
), 3))
operands
[
1
]
= alpha_emit_set_const (operands
[
0
]
, SImode, INTVAL (operands
[
1
]
), 3);
if (rtx_equal_p (operands
[
0
]
, operands
[
1
]
))
DONE;
else
abort ();
}
}")
...
...
@@ -3088,7 +3088,10 @@
[
(set (match_dup 0) (match_dup 2))
(set (match_dup 0) (plus:SI (match_dup 0) (match_dup 3)))]
"
{ if (alpha_emit_set_const (operands
[
0
]
, INTVAL (operands
[
1
]
), 2))
{ rtx tem
= alpha_emit_set_const (operands
[
0
]
, SImode, INTVAL (operands
[
1
]
), 2);
if (tem == operands
[
0
]
)
DONE;
else
FAIL;
...
...
@@ -3123,6 +3126,8 @@
""
"
{
rtx tem;
if (GET_CODE (operands
[
0
]
) == MEM
&& ! reg_or_0_operand (operands
[
1
]
, DImode))
operands
[
1
]
= force_reg (DImode, operands
[
1
]
);
...
...
@@ -3130,8 +3135,14 @@
if (! CONSTANT_P (operands
[
1
]
) || input_operand (operands
[
1
]
, DImode))
;
else if (GET_CODE (operands
[
1
]
) == CONST_INT
&& alpha_emit_set_const (operands
[
0
]
, INTVAL (operands
[
1
]
), 3))
DONE;
&& (tem = alpha_emit_set_const (operands
[
0
]
, DImode,
INTVAL (operands
[
1
]
), 3)) != 0)
{
if (rtx_equal_p (tem, operands
[
0
]
))
DONE;
else
operands
[
1
]
= tem;
}
else if (CONSTANT_P (operands
[
1
]
))
{
operands
[
1
]
= force_const_mem (DImode, operands
[
1
]
);
...
...
@@ -3157,7 +3168,10 @@
[
(set (match_dup 0) (match_dup 2))
(set (match_dup 0) (plus:DI (match_dup 0) (match_dup 3)))]
"
{ if (alpha_emit_set_const (operands
[
0
]
, INTVAL (operands
[
1
]
), 2))
{ rtx tem
= alpha_emit_set_const (operands
[
0
]
, DImode, INTVAL (operands
[
1
]
), 2);
if (tem == operands
[
0
]
)
DONE;
else
FAIL;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment