Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
78d114ef
Commit
78d114ef
authored
Jun 16, 1999
by
J"orn Rennecke
Committed by
Joern Rennecke
Jun 16, 1999
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* sh.md (mulsi3): Don't add a no-op move at the end.
From-SVN: r27554
parent
96559bc5
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
9 deletions
+5
-9
gcc/ChangeLog
+4
-0
gcc/config/sh/sh.md
+1
-9
No files found.
gcc/ChangeLog
View file @
78d114ef
Thu Jun 17 01:45:24 1999 J"orn Rennecke <amylaar@cygnus.co.uk>
* sh.md (mulsi3): Don't add a no-op move at the end.
Wed Jun 16 20:29:00 1999 J"orn Rennecke <amylaar@cygnus.co.uk>
Wed Jun 16 20:29:00 1999 J"orn Rennecke <amylaar@cygnus.co.uk>
* cse.c (cse_insn): Don't put hard register source into tables for
* cse.c (cse_insn): Don't put hard register source into tables for
...
...
gcc/config/sh/sh.md
View file @
78d114ef
...
@@ -1112,20 +1112,12 @@
...
@@ -1112,20 +1112,12 @@
else
else
{
{
rtx macl = gen_rtx_REG (SImode, MACL_REG);
rtx macl = gen_rtx_REG (SImode, MACL_REG);
rtx giv_insn;
first = emit_insn (gen_mul_l (operands[1], operands[2]));
first = emit_insn (gen_mul_l (operands[1], operands[2]));
/* consec_sets_giv can only recognize the first insn that sets a
/* consec_sets_giv can only recognize the first insn that sets a
giv as the giv insn. So we must tag this also with a REG_EQUAL
giv as the giv insn. So we must tag this also with a REG_EQUAL
note. */
note. */
giv_insn = emit_insn (gen_movsi_i ((operands[0]), macl));
last = emit_insn (gen_movsi_i ((operands[0]), macl));
REG_NOTES (giv_insn)
= gen_rtx_EXPR_LIST (REG_EQUAL,
gen_rtx_MULT (SImode, operands[1], operands[2]),
REG_NOTES (giv_insn));
/* The sequence must end in a no-op move, lest cse puts macl in its
tables and does invalid substitutions. */
last = emit_insn (gen_movsi_i ((operands[0]), operands[0]));
}
}
/* Wrap the sequence in REG_LIBCALL / REG_RETVAL notes so that loop
/* Wrap the sequence in REG_LIBCALL / REG_RETVAL notes so that loop
invariant code motion can move it. */
invariant code motion can move it. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment