Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
776716da
Commit
776716da
authored
May 03, 2001
by
Alexandre Oliva
Committed by
Alexandre Oliva
May 03, 2001
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/mn10300/mn10300.md: Sign-extend GEN_INT operands.
From-SVN: r41797
parent
ecd554cd
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
12 additions
and
6 deletions
+12
-6
gcc/ChangeLog
+4
-0
gcc/config/mn10300/mn10300.md
+8
-6
No files found.
gcc/ChangeLog
View file @
776716da
2001
-
05
-
03
Alexandre
Oliva
<
aoliva
@redhat
.
com
>
*
config
/
mn10300
/
mn10300
.
md
:
Sign
-
extend
GEN_INT
operands
.
2001
-
05
-
03
Mark
Mitchell
<
mark
@codesourcery
.
com
>
2001
-
05
-
03
Mark
Mitchell
<
mark
@codesourcery
.
com
>
*
integrate
.
h
(
struct
inline_remap
)
:
Add
leaf_reg_map
table
.
*
integrate
.
h
(
struct
inline_remap
)
:
Add
leaf_reg_map
table
.
...
...
gcc/config/mn10300/mn10300.md
View file @
776716da
...
@@ -1289,7 +1289,7 @@
...
@@ -1289,7 +1289,7 @@
}
}
xoperands
[
0
]
= operands
[
0
]
;
xoperands
[
0
]
= operands
[
0
]
;
xoperands
[
1
]
= GEN_INT (
mask
);
xoperands
[
1
]
= GEN_INT (
trunc_int_for_mode (mask, SImode)
);
output_asm_insn (
\"
btst %1,%0
\"
, xoperands);
output_asm_insn (
\"
btst %1,%0
\"
, xoperands);
return
\"\"
;
return
\"\"
;
}"
}"
...
@@ -1331,7 +1331,7 @@
...
@@ -1331,7 +1331,7 @@
}
}
xoperands
[
0
]
= operands
[
0
]
;
xoperands
[
0
]
= operands
[
0
]
;
xoperands
[
1
]
= GEN_INT (
mask
);
xoperands
[
1
]
= GEN_INT (
trunc_int_for_mode (mask, SImode)
);
if (GET_CODE (operands
[
0
]
) == REG)
if (GET_CODE (operands
[
0
]
) == REG)
output_asm_insn (
\"
btst %1,%0
\"
, xoperands);
output_asm_insn (
\"
btst %1,%0
\"
, xoperands);
else
else
...
@@ -1882,7 +1882,7 @@
...
@@ -1882,7 +1882,7 @@
target = operand_subword (operands
[
0
]
, 1, 1, DFmode);
target = operand_subword (operands
[
0
]
, 1, 1, DFmode);
result = expand_binop (SImode, and_optab,
result = expand_binop (SImode, and_optab,
operand_subword_force (operands
[
1
]
, 1, DFmode),
operand_subword_force (operands
[
1
]
, 1, DFmode),
GEN_INT(0x7fffffff), target, 0, OPTAB_WIDEN);
GEN_INT
(0x7fffffff), target, 0, OPTAB_WIDEN);
if (result == 0)
if (result == 0)
abort ();
abort ();
...
@@ -1912,7 +1912,7 @@
...
@@ -1912,7 +1912,7 @@
target = operand_subword_force (operands
[
0
]
, 0, SFmode);
target = operand_subword_force (operands
[
0
]
, 0, SFmode);
result = expand_binop (SImode, and_optab,
result = expand_binop (SImode, and_optab,
operand_subword_force (operands
[
1
]
, 0, SFmode),
operand_subword_force (operands
[
1
]
, 0, SFmode),
GEN_INT(0x7fffffff), target, 0, OPTAB_WIDEN);
GEN_INT
(0x7fffffff), target, 0, OPTAB_WIDEN);
if (result == 0)
if (result == 0)
abort ();
abort ();
...
@@ -1937,7 +1937,8 @@
...
@@ -1937,7 +1937,8 @@
target = operand_subword (operands
[
0
]
, 1, 1, DFmode);
target = operand_subword (operands
[
0
]
, 1, 1, DFmode);
result = expand_binop (SImode, xor_optab,
result = expand_binop (SImode, xor_optab,
operand_subword_force (operands
[
1
]
, 1, DFmode),
operand_subword_force (operands
[
1
]
, 1, DFmode),
GEN_INT(0x80000000), target, 0, OPTAB_WIDEN);
GEN_INT (trunc_int_for_mode (0x80000000, SImode)),
target, 0, OPTAB_WIDEN);
if (result == 0)
if (result == 0)
abort ();
abort ();
...
@@ -1967,7 +1968,8 @@
...
@@ -1967,7 +1968,8 @@
target = operand_subword_force (operands
[
0
]
, 0, SFmode);
target = operand_subword_force (operands
[
0
]
, 0, SFmode);
result = expand_binop (SImode, xor_optab,
result = expand_binop (SImode, xor_optab,
operand_subword_force (operands
[
1
]
, 0, SFmode),
operand_subword_force (operands
[
1
]
, 0, SFmode),
GEN_INT(0x80000000), target, 0, OPTAB_WIDEN);
GEN_INT (trunc_int_for_mode (0x80000000, SImode)),
target, 0, OPTAB_WIDEN);
if (result == 0)
if (result == 0)
abort ();
abort ();
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment