Skip to content

R
riscv-gcc-1
Commit 74bbc178 by Nick Clifton Committed by Nick Clifton
Options

Fix compile time warnings about unused parameters 

From-SVN: r25905
parent 2e943e99
Showing with 87 additions and 87 deletions
gcc/ChangeLog
Mon Mar 22 16:18:27 1999 Nick Clifton <nickc@cygnus.com>
* config/arm/elf.h (VALID_MACHINE_DECL_ATTRIBUTE): Do not bother
passing ATTRIBUTES to arm_valid_machine_decl_attribute.
* config/arm/coff.h (VALID_MACHINE_DECL_ATTRIBUTE): Do not bother
passing ATTRIBUTES to arm_valid_machine_decl_attribute.
* config/arm/arm.h (DEFAULT_RTX_COSTS): Do not bother passing
OUTER_CODE to arm_rtx_costs - it is not used.
(arm_compare_fp): Delete declaration.
(FINAL_PRESCAN_INSN): Do not bother passing OPVEC or NOPERANDS to
arm_final_prescan_insn - they are not used.
(const_ok_for_op): Remove prototype.
(arm_rtx_costs): Fix prototype.
(arm_valid_machine_decl_attribute): Fix prototype.
(final_prescan_insn): Fix prototype.
* config/arm/arm.md: Remove references to arm_compare_fp.
* config/arm/arm.c (arm_compare_fp): Delete.
(const_ok_for_op): Make function static. Add prototype. Remove
mode parameter - it is unused.
(arm_rtx_costs): Remove outer_code parameter.
(reload_memory_operand): Declare mode parameter unused.
(power_of_two_operand): Declare mode parameter unused.
(equality_operator): Declare mode parameter unused.
(load_multiple_operation): Declare mode parameter unused.
(store_multiple_operation): Declare mode parameter unused.
(multi_register_push): Declare mode parameter unused.
(arm_valid_machine_decl_attribute): Remove attributes parameter -
it is unused.
(select_dominance_cc_mode): Remove op parameter - it is unused.
(gen_compare_reg): Remove fp parameter - it is unused.
(final_prescan_insn): Remove opvec and noperands parameters - they
are unused.
Mon Mar 22 14:35:28 1999 Nick Clifton <nickc@cygnus.com>
* tm.texi (MD_SCHED_INIT): Add missing closing parenthesis.
......
gcc/config/arm/arm.c
......@@ -53,8 +53,8 @@ static int arm_gen_constant PROTO ((enum rtx_code, enum machine_mode,
HOST_WIDE_INT, rtx, rtx, int, int));
static int arm_naked_function_p PROTO ((tree));
static void init_fpa_table PROTO ((void));
static enum machine_mode select_dominance_cc_mode PROTO ((enum rtx_code, rtx,
rtx, HOST_WIDE_INT));
static enum machine_mode select_dominance_cc_mode PROTO ((rtx, rtx,
HOST_WIDE_INT));
static HOST_WIDE_INT add_constant PROTO ((rtx, enum machine_mode, int *));
static void dump_table PROTO ((rtx));
static int fixit PROTO ((rtx, enum machine_mode, int));
......@@ -68,11 +68,11 @@ static int function_really_clobbers_lr PROTO ((rtx));
static void emit_multi_reg_push PROTO ((int));
static void emit_sfm PROTO ((int, int));
static enum arm_cond_code get_arm_condition_code PROTO ((rtx));
static int const_ok_for_op RTX_CODE_PROTO ((Hint, Rcode));
/* Define the information needed to generate branch insns. This is
stored from the compare operation. */
rtx arm_compare_op0, arm_compare_op1;
int arm_compare_fp;
/* What type of floating point are we tuning for? */
enum floating_point_type arm_fpu;
......@@ -629,11 +629,10 @@ const_ok_for_arm (i)
}
/* Return true if I is a valid constant for the operation CODE. */
int
const_ok_for_op (i, code, mode)
static int
const_ok_for_op (i, code)
HOST_WIDE_INT i;
enum rtx_code code;
enum machine_mode mode;
{
if (const_ok_for_arm (i))
return 1;
......@@ -1593,9 +1592,9 @@ arm_finalize_pic ()
|| (X) == arg_pointer_rtx)
int
arm_rtx_costs (x, code, outer_code)
arm_rtx_costs (x, code)
rtx x;
enum rtx_code code, outer_code;
enum rtx_code code;
{
enum machine_mode mode = GET_MODE (x);
enum rtx_code subcode;
......@@ -1701,14 +1700,14 @@ arm_rtx_costs (x, code, outer_code)
return (4 + extra_cost + (REG_OR_SUBREG_REG (XEXP (x, 0)) ? 0 : 8)
+ ((REG_OR_SUBREG_REG (XEXP (x, 1))
|| (GET_CODE (XEXP (x, 1)) == CONST_INT
&& const_ok_for_op (INTVAL (XEXP (x, 1)), code, mode)))
&& const_ok_for_op (INTVAL (XEXP (x, 1)), code)))
? 0 : 8));
if (REG_OR_SUBREG_REG (XEXP (x, 0)))
return (1 + (GET_CODE (XEXP (x, 1)) == CONST_INT ? 0 : extra_cost)
+ ((REG_OR_SUBREG_REG (XEXP (x, 1))
|| (GET_CODE (XEXP (x, 1)) == CONST_INT
&& const_ok_for_op (INTVAL (XEXP (x, 1)), code, mode)))
&& const_ok_for_op (INTVAL (XEXP (x, 1)), code)))
? 0 : 4));
else if (REG_OR_SUBREG_REG (XEXP (x, 1)))
......@@ -1995,7 +1994,7 @@ reg_or_int_operand (op, mode)
int
reload_memory_operand (op, mode)
rtx op;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
int regno = true_regnum (op);
......@@ -2181,7 +2180,7 @@ fpu_add_operand (op, mode)
int
power_of_two_operand (op, mode)
rtx op;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
if (GET_CODE (op) == CONST_INT)
{
......@@ -2312,7 +2311,7 @@ shift_operator (x, mode)
int equality_operator (x, mode)
rtx x;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
return GET_CODE (x) == EQ || GET_CODE (x) == NE;
}
......@@ -2501,7 +2500,7 @@ adjacent_mem_locations (a, b)
int
load_multiple_operation (op, mode)
rtx op;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
HOST_WIDE_INT count = XVECLEN (op, 0);
int dest_regno;
......@@ -2570,7 +2569,7 @@ load_multiple_operation (op, mode)
int
store_multiple_operation (op, mode)
rtx op;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
HOST_WIDE_INT count = XVECLEN (op, 0);
int src_regno;
......@@ -3052,7 +3051,7 @@ emit_stm_seq (operands, nops)
int
multi_register_push (op, mode)
rtx op;
enum machine_mode mode;
enum machine_mode mode ATTRIBUTE_UNUSED;
{
if (GET_CODE (op) != PARALLEL
|| (GET_CODE (XVECEXP (op, 0, 0)) != SET)
......@@ -3076,9 +3075,8 @@ multi_register_push (op, mode)
to do the right thing. */
int
arm_valid_machine_decl_attribute (decl, attributes, attr, args)
arm_valid_machine_decl_attribute (decl, attr, args)
tree decl;
tree attributes;
tree attr;
tree args;
{
......@@ -3398,8 +3396,7 @@ gen_rotated_half_load (memref)
}
static enum machine_mode
select_dominance_cc_mode (op, x, y, cond_or)
enum rtx_code op;
select_dominance_cc_mode (x, y, cond_or)
rtx x;
rtx y;
HOST_WIDE_INT cond_or;
......@@ -3569,7 +3566,7 @@ arm_select_cc_mode (op, x, y)
|| XEXP (x, 2) == const1_rtx)
&& GET_RTX_CLASS (GET_CODE (XEXP (x, 0))) == '<'
&& GET_RTX_CLASS (GET_CODE (XEXP (x, 1))) == '<')
return select_dominance_cc_mode (op, XEXP (x, 0), XEXP (x, 1),
return select_dominance_cc_mode (XEXP (x, 0), XEXP (x, 1),
INTVAL (XEXP (x, 2)));
if (GET_MODE (x) == QImode && (op == EQ || op == NE))
......@@ -3588,10 +3585,9 @@ arm_select_cc_mode (op, x, y)
floating point compare: I don't think that it is needed on the arm. */
rtx
gen_compare_reg (code, x, y, fp)
gen_compare_reg (code, x, y)
enum rtx_code code;
rtx x, y;
int fp;
{
enum machine_mode mode = SELECT_CC_MODE (code, x, y);
rtx cc_reg = gen_rtx_REG (mode, 24);
......@@ -5962,10 +5958,8 @@ get_arm_condition_code (comparison)
void
final_prescan_insn (insn, opvec, noperands)
arm_final_prescan_insn (insn)
rtx insn;
rtx *opvec;
int noperands;
{
/* BODY will hold the body of INSN. */
register rtx body = PATTERN (insn);
......
gcc/config/arm/arm.h
......@@ -1709,7 +1709,7 @@ extern struct rtx_def *legitimize_pic_address ();
|| (X) == arg_pointer_rtx)
#define DEFAULT_RTX_COSTS(X,CODE,OUTER_CODE) \
return arm_rtx_costs (X, CODE, OUTER_CODE);
return arm_rtx_costs (X, CODE);
/* Moves to and from memory are quite expensive */
#define MEMORY_MOVE_COST(MODE,CLASS,IN) 10
......@@ -1808,7 +1808,6 @@ do \
since it hasn't been defined! */
extern struct rtx_def *arm_compare_op0, *arm_compare_op1;
extern int arm_compare_fp;
/* Define the codes that are matched by predicates in arm.c */
#define PREDICATE_CODES \
......@@ -1892,7 +1891,7 @@ extern int arm_compare_fp;
we're optimising. Otherwise it's of no use anyway. */
#define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \
if (optimize) \
final_prescan_insn (INSN, OPVEC, NOPERANDS)
arm_final_prescan_insn (INSN)
#define PRINT_OPERAND_PUNCT_VALID_P(CODE) \
((CODE) == '?' || (CODE) == '|' || (CODE) == '@')
......@@ -2087,7 +2086,6 @@ struct rtx_def;
void arm_override_options PROTO ((void));
int use_return_insn PROTO ((int));
int const_ok_for_arm PROTO ((Hint));
int const_ok_for_op RTX_CODE_PROTO ((Hint, Rcode, Mmode));
int arm_split_constant RTX_CODE_PROTO ((Rcode, Mmode, Hint, Rtx, Rtx, int));
Rcode arm_canonicalize_comparison RTX_CODE_PROTO ((Rcode, Rtx *));
int arm_return_in_memory PROTO ((Tree));
......@@ -2095,7 +2093,7 @@ int legitimate_pic_operand_p PROTO ((Rtx));
Rtx legitimize_pic_address PROTO ((Rtx, Mmode, Rtx));
int is_pic PROTO ((Rtx));
void arm_finalize_pic PROTO ((void));
int arm_rtx_costs RTX_CODE_PROTO ((Rtx, Rcode, Rcode));
int arm_rtx_costs RTX_CODE_PROTO ((Rtx, Rcode));
int arm_adjust_cost PROTO ((Rtx, Rtx, Rtx, int));
int const_double_rtx_ok_for_fpu PROTO ((Rtx));
int neg_const_double_rtx_ok_for_fpu PROTO ((Rtx));
......@@ -2133,7 +2131,7 @@ int load_multiple_sequence PROTO ((Rtx *, int, int *, int *, Hint *));
char * emit_ldm_seq PROTO ((Rtx *, int));
int store_multiple_sequence PROTO ((Rtx *, int, int *, int *, Hint *));
char * emit_stm_seq PROTO ((Rtx *, int));
int arm_valid_machine_decl_attribute PROTO ((Tree, Tree, Tree, Tree));
int arm_valid_machine_decl_attribute PROTO ((Tree, Tree, Tree));
Rtx arm_gen_load_multiple PROTO ((int, int, Rtx, int, int, int, int, int));
Rtx arm_gen_store_multiple PROTO ((int, int, Rtx, int, int, int, int, int));
int arm_gen_movstrqi PROTO ((Rtx *));
......@@ -2163,7 +2161,7 @@ void output_func_prologue STDIO_PROTO ((FILE *, int));
void output_func_epilogue STDIO_PROTO ((FILE *, int));
void arm_expand_prologue PROTO ((void));
void arm_print_operand STDIO_PROTO ((FILE *, Rtx, int));
void final_prescan_insn PROTO ((Rtx, Rtx *, int));
void arm_final_prescan_insn PROTO ((Rtx));
int short_branch PROTO ((int, int));
void assemble_align PROTO((int)); /* Used in arm.md, but defined in output.c */
int multi_register_push PROTO ((Rtx, Mmode));
......
gcc/config/arm/arm.md
......@@ -3530,7 +3530,6 @@
{
arm_compare_op0 = operands[0];
arm_compare_op1 = operands[1];
arm_compare_fp = 0;
DONE;
}
")
......@@ -3543,7 +3542,6 @@
{
arm_compare_op0 = operands[0];
arm_compare_op1 = operands[1];
arm_compare_fp = 1;
DONE;
}
")
......@@ -3556,7 +3554,6 @@
{
arm_compare_op0 = operands[0];
arm_compare_op1 = operands[1];
arm_compare_fp = 1;
DONE;
}
")
......@@ -3569,7 +3566,6 @@
{
arm_compare_op0 = operands[0];
arm_compare_op1 = operands[1];
arm_compare_fp = 1;
DONE;
}
")
......@@ -3748,8 +3744,7 @@
""
"
{
operands[1] = gen_compare_reg (EQ, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (EQ, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3761,8 +3756,7 @@
""
"
{
operands[1] = gen_compare_reg (NE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (NE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3774,8 +3768,7 @@
""
"
{
operands[1] = gen_compare_reg (GT, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GT, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3787,8 +3780,7 @@
""
"
{
operands[1] = gen_compare_reg (LE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3800,8 +3792,7 @@
""
"
{
operands[1] = gen_compare_reg (GE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3813,8 +3804,7 @@
""
"
{
operands[1] = gen_compare_reg (LT, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LT, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3826,8 +3816,7 @@
""
"
{
operands[1] = gen_compare_reg (GTU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GTU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3839,8 +3828,7 @@
""
"
{
operands[1] = gen_compare_reg (LEU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LEU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3852,8 +3840,7 @@
""
"
{
operands[1] = gen_compare_reg (GEU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GEU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3865,8 +3852,7 @@
""
"
{
operands[1] = gen_compare_reg (LTU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LTU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3921,8 +3907,7 @@
""
"
{
operands[1] = gen_compare_reg (EQ, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (EQ, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3932,8 +3917,7 @@
""
"
{
operands[1] = gen_compare_reg (NE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (NE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3943,8 +3927,7 @@
""
"
{
operands[1] = gen_compare_reg (GT, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GT, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3954,8 +3937,7 @@
""
"
{
operands[1] = gen_compare_reg (LE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3965,8 +3947,7 @@
""
"
{
operands[1] = gen_compare_reg (GE, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GE, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3976,8 +3957,7 @@
""
"
{
operands[1] = gen_compare_reg (LT, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LT, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3987,8 +3967,7 @@
""
"
{
operands[1] = gen_compare_reg (GTU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GTU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -3998,8 +3977,7 @@
""
"
{
operands[1] = gen_compare_reg (LEU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LEU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -4009,8 +3987,7 @@
""
"
{
operands[1] = gen_compare_reg (GEU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (GEU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -4020,8 +3997,7 @@
""
"
{
operands[1] = gen_compare_reg (LTU, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
operands[1] = gen_compare_reg (LTU, arm_compare_op0, arm_compare_op1);
}
")
......@@ -4064,8 +4040,7 @@
"
{
enum rtx_code code = GET_CODE (operands[1]);
rtx ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
rtx ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1);
operands[1] = gen_rtx (code, VOIDmode, ccreg, const0_rtx);
}")
......@@ -4087,8 +4062,7 @@
|| (! fpu_add_operand (operands[3], SFmode)))
operands[3] = force_reg (SFmode, operands[3]);
ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1);
operands[1] = gen_rtx (code, VOIDmode, ccreg, const0_rtx);
}")
......@@ -4102,8 +4076,7 @@
"
{
enum rtx_code code = GET_CODE (operands[1]);
rtx ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1,
arm_compare_fp);
rtx ccreg = gen_compare_reg (code, arm_compare_op0, arm_compare_op1);
operands[1] = gen_rtx (code, VOIDmode, ccreg, const0_rtx);
}")
......
gcc/config/arm/coff.h
......@@ -48,9 +48,8 @@ extern int arm_structure_size_boundary;
/* A C expression whose value is nonzero if IDENTIFIER with arguments ARGS
is a valid machine specific attribute for DECL.
The attributes in ATTRIBUTES have previously been assigned to DECL. */
extern int arm_valid_machine_decl_attribute ();
#define VALID_MACHINE_DECL_ATTRIBUTE(DECL, ATTRIBUTES, IDENTIFIER, ARGS) \
arm_valid_machine_decl_attribute (DECL, ATTRIBUTES, IDENTIFIER, ARGS)
arm_valid_machine_decl_attribute (DECL, IDENTIFIER, ARGS)
/* This is COFF, but prefer stabs. */
#define SDB_DEBUGGING_INFO
......
gcc/config/arm/elf.h
......@@ -175,9 +175,8 @@ extern int arm_structure_size_boundary;
/* A C expression whose value is nonzero if IDENTIFIER with arguments ARGS
is a valid machine specific attribute for DECL.
The attributes in ATTRIBUTES have previously been assigned to DECL. */
extern int arm_valid_machine_decl_attribute ();
#define VALID_MACHINE_DECL_ATTRIBUTE(DECL, ATTRIBUTES, IDENTIFIER, ARGS) \
arm_valid_machine_decl_attribute (DECL, ATTRIBUTES, IDENTIFIER, ARGS)
arm_valid_machine_decl_attribute (DECL, IDENTIFIER, ARGS)
/* A C statement to output assembler commands which will identify the
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment