Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
73def6ea
Commit
73def6ea
authored
May 04, 2018
by
Pekka Jääskeläinen
Committed by
Pekka Jääskeläinen
May 04, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[BRIGFE] Fix handling of NOPs.
From-SVN: r259958
parent
080dc243
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
9 additions
and
5 deletions
+9
-5
gcc/brig/ChangeLog
+4
-0
gcc/brig/brigfrontend/brig-basic-inst-handler.cc
+5
-5
No files found.
gcc/brig/ChangeLog
View file @
73def6ea
2018-05-04 Pekka Jääskeläinen <pekka.jaaskelainen@parmance.com>
2018-05-04 Pekka Jääskeläinen <pekka.jaaskelainen@parmance.com>
* brig/brigfrontend/brig-basic-inst-handler.cc: Fix handling of NOPs.
2018-05-04 Pekka Jääskeläinen <pekka.jaaskelainen@parmance.com>
Add flag -fassume-phsa that is on by default. If -fno-assume-phsa
Add flag -fassume-phsa that is on by default. If -fno-assume-phsa
is given, these optimizations are disabled. With this flag, gccbrig
is given, these optimizations are disabled. With this flag, gccbrig
can generate GENERIC that assumes we are targeting a phsa-runtime
can generate GENERIC that assumes we are targeting a phsa-runtime
...
...
gcc/brig/brigfrontend/brig-basic-inst-handler.cc
View file @
73def6ea
...
@@ -447,6 +447,8 @@ size_t
...
@@ -447,6 +447,8 @@ size_t
brig_basic_inst_handler
::
operator
()
(
const
BrigBase
*
base
)
brig_basic_inst_handler
::
operator
()
(
const
BrigBase
*
base
)
{
{
const
BrigInstBase
*
brig_inst
=
(
const
BrigInstBase
*
)
base
;
const
BrigInstBase
*
brig_inst
=
(
const
BrigInstBase
*
)
base
;
if
(
brig_inst
->
opcode
==
BRIG_OPCODE_NOP
)
return
base
->
byteCount
;
tree_stl_vec
operands
=
build_operands
(
*
brig_inst
);
tree_stl_vec
operands
=
build_operands
(
*
brig_inst
);
...
@@ -466,11 +468,9 @@ brig_basic_inst_handler::operator () (const BrigBase *base)
...
@@ -466,11 +468,9 @@ brig_basic_inst_handler::operator () (const BrigBase *base)
BrigType16_t
brig_inst_type
=
brig_inst
->
type
;
BrigType16_t
brig_inst_type
=
brig_inst
->
type
;
if
(
brig_inst
->
opcode
==
BRIG_OPCODE_NOP
)
if
(
brig_inst
->
opcode
==
BRIG_OPCODE_FIRSTBIT
return
base
->
byteCount
;
||
brig_inst
->
opcode
==
BRIG_OPCODE_LASTBIT
else
if
(
brig_inst
->
opcode
==
BRIG_OPCODE_FIRSTBIT
||
brig_inst
->
opcode
==
BRIG_OPCODE_SAD
)
||
brig_inst
->
opcode
==
BRIG_OPCODE_LASTBIT
||
brig_inst
->
opcode
==
BRIG_OPCODE_SAD
)
/* These instructions are reported to be always 32b in HSAIL, but we want
/* These instructions are reported to be always 32b in HSAIL, but we want
to treat them according to their input argument's type to select the
to treat them according to their input argument's type to select the
correct instruction/builtin. */
correct instruction/builtin. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment