Commit 717415ad by Serge Belyshev Committed by Richard Henderson

re PR target/14702 (wrong definitions of instructions mmx_pshufw, sse2_pshufd,…

re PR target/14702 (wrong definitions of instructions mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw)

        PR target/14702
        * config/i386/i386.md: fix source operand constraints in
        mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw

From-SVN: r80330
parent af5bdf6a
2004-04-01 Serge Belyshev <1319@bot.ru>
PR target/14702
* config/i386/i386.md: fix source operand constraints in
mmx_pshufw, sse2_pshufd, sse2_pshuflw, sse2_pshufhw
2004-04-01 Waldek Hebisch <hebisch@math.uni.wroc.pl> 2004-04-01 Waldek Hebisch <hebisch@math.uni.wroc.pl>
* fold-const.c (folda): Preserve types of comparisons. * fold-const.c (folda): Preserve types of comparisons.
......
...@@ -20624,7 +20624,7 @@ ...@@ -20624,7 +20624,7 @@
(define_insn "mmx_pshufw" (define_insn "mmx_pshufw"
[(set (match_operand:V4HI 0 "register_operand" "=y") [(set (match_operand:V4HI 0 "register_operand" "=y")
(unspec:V4HI [(match_operand:V4HI 1 "register_operand" "0") (unspec:V4HI [(match_operand:V4HI 1 "nonimmediate_operand" "ym")
(match_operand:SI 2 "immediate_operand" "i")] (match_operand:SI 2 "immediate_operand" "i")]
UNSPEC_SHUFFLE))] UNSPEC_SHUFFLE))]
"TARGET_SSE || TARGET_3DNOW_A" "TARGET_SSE || TARGET_3DNOW_A"
...@@ -22321,7 +22321,7 @@ ...@@ -22321,7 +22321,7 @@
(define_insn "sse2_pshufd" (define_insn "sse2_pshufd"
[(set (match_operand:V4SI 0 "register_operand" "=x") [(set (match_operand:V4SI 0 "register_operand" "=x")
(unspec:V4SI [(match_operand:V4SI 1 "register_operand" "0") (unspec:V4SI [(match_operand:V4SI 1 "nonimmediate_operand" "xm")
(match_operand:SI 2 "immediate_operand" "i")] (match_operand:SI 2 "immediate_operand" "i")]
UNSPEC_SHUFFLE))] UNSPEC_SHUFFLE))]
"TARGET_SSE2" "TARGET_SSE2"
...@@ -22331,7 +22331,7 @@ ...@@ -22331,7 +22331,7 @@
(define_insn "sse2_pshuflw" (define_insn "sse2_pshuflw"
[(set (match_operand:V8HI 0 "register_operand" "=x") [(set (match_operand:V8HI 0 "register_operand" "=x")
(unspec:V8HI [(match_operand:V8HI 1 "register_operand" "0") (unspec:V8HI [(match_operand:V8HI 1 "nonimmediate_operand" "xm")
(match_operand:SI 2 "immediate_operand" "i")] (match_operand:SI 2 "immediate_operand" "i")]
UNSPEC_PSHUFLW))] UNSPEC_PSHUFLW))]
"TARGET_SSE2" "TARGET_SSE2"
...@@ -22341,7 +22341,7 @@ ...@@ -22341,7 +22341,7 @@
(define_insn "sse2_pshufhw" (define_insn "sse2_pshufhw"
[(set (match_operand:V8HI 0 "register_operand" "=x") [(set (match_operand:V8HI 0 "register_operand" "=x")
(unspec:V8HI [(match_operand:V8HI 1 "register_operand" "0") (unspec:V8HI [(match_operand:V8HI 1 "nonimmediate_operand" "xm")
(match_operand:SI 2 "immediate_operand" "i")] (match_operand:SI 2 "immediate_operand" "i")]
UNSPEC_PSHUFHW))] UNSPEC_PSHUFHW))]
"TARGET_SSE2" "TARGET_SSE2"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment