Commit 6f221224 by Bin Cheng Committed by Bin Cheng

arm.md (arm_movqi_insn): Use Uh instead of m constraint.


	* config/arm/arm.md (arm_movqi_insn): Use Uh instead of m constraint.

From-SVN: r214936
parent ed5f78b8
2014-09-05 Bin Cheng <bin.cheng@arm.com> 2014-09-05 Bin Cheng <bin.cheng@arm.com>
* config/arm/arm.md (arm_movqi_insn): Use Uh instead of m constraint.
2014-09-05 Bin Cheng <bin.cheng@arm.com>
* config/arm/arm.c (output_move_neon): Handle REG explicitly. * config/arm/arm.c (output_move_neon): Handle REG explicitly.
2014-09-04 Trevor Saunders <tsaunders@mozilla.com> 2014-09-04 Trevor Saunders <tsaunders@mozilla.com>
...@@ -6425,7 +6425,7 @@ ...@@ -6425,7 +6425,7 @@
(define_insn "*arm_movqi_insn" (define_insn "*arm_movqi_insn"
[(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,r,l,r,l,Uu,r,m") [(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,r,l,r,l,Uu,r,m")
(match_operand:QI 1 "general_operand" "rk,rk,I,Py,K,Uu,l,m,r"))] (match_operand:QI 1 "general_operand" "rk,rk,I,Py,K,Uu,l,Uh,r"))]
"TARGET_32BIT "TARGET_32BIT
&& ( register_operand (operands[0], QImode) && ( register_operand (operands[0], QImode)
|| register_operand (operands[1], QImode))" || register_operand (operands[1], QImode))"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment