Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
6a7ec0a7
Commit
6a7ec0a7
authored
Jan 12, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(MASK and TARGET): Change POWERPCSQR to PPCFPX to describe both fsqrt
and fsel. From-SVN: r6384
parent
fab3bcc3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
9 additions
and
9 deletions
+9
-9
gcc/config/rs6000/rs6000.h
+9
-9
No files found.
gcc/config/rs6000/rs6000.h
View file @
6a7ec0a7
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
Copyright (C) 1992, 1993 Free Software Foundation, Inc.
Copyright (C) 1992, 1993
, 1994
Free Software Foundation, Inc.
Contributed by Richard Kenner (kenner@nyu.edu)
Contributed by Richard Kenner (kenner@
vlsi1.ultra.
nyu.edu)
This file is part of GNU CC.
This file is part of GNU CC.
...
@@ -76,8 +76,8 @@ extern int target_flags;
...
@@ -76,8 +76,8 @@ extern int target_flags;
/* Use PowerPC architecture instructions. */
/* Use PowerPC architecture instructions. */
#define MASK_POWERPC 0x04
#define MASK_POWERPC 0x04
/* Use PowerPC
square root instructions
. */
/* Use PowerPC
extended FP instruction including sqrt and fsel
. */
#define MASK_P
OWERPCSQR
0x08
#define MASK_P
PCFPX
0x08
/* Use PowerPC-64 architecture instructions. */
/* Use PowerPC-64 architecture instructions. */
#define MASK_POWERPC64 0x10
#define MASK_POWERPC64 0x10
...
@@ -101,7 +101,7 @@ extern int target_flags;
...
@@ -101,7 +101,7 @@ extern int target_flags;
#define TARGET_POWER (target_flags & MASK_POWER)
#define TARGET_POWER (target_flags & MASK_POWER)
#define TARGET_POWER2 (target_flags & MASK_POWER2)
#define TARGET_POWER2 (target_flags & MASK_POWER2)
#define TARGET_POWERPC (target_flags & MASK_POWERPC)
#define TARGET_POWERPC (target_flags & MASK_POWERPC)
#define TARGET_P
OWERPCSQR (target_flags & MASK_POWERPCSQR
)
#define TARGET_P
PCFPX (target_flags & MASK_PPCFPX
)
#define TARGET_POWERPC64 (target_flags & MASK_POWERPC64)
#define TARGET_POWERPC64 (target_flags & MASK_POWERPC64)
#define TARGET_NEW_MNEMONICS (target_flags & MASK_NEW_MNEMONICS)
#define TARGET_NEW_MNEMONICS (target_flags & MASK_NEW_MNEMONICS)
#define TARGET_NO_FP_IN_TOC (target_flags & MASK_NO_FP_IN_TOC)
#define TARGET_NO_FP_IN_TOC (target_flags & MASK_NO_FP_IN_TOC)
...
@@ -121,10 +121,10 @@ extern int target_flags;
...
@@ -121,10 +121,10 @@ extern int target_flags;
{"no-power2", - MASK_POWER2}, \
{"no-power2", - MASK_POWER2}, \
{"no-power", - (MASK_POWER | MASK_POWER2)}, \
{"no-power", - (MASK_POWER | MASK_POWER2)}, \
{"powerpc", MASK_POWERPC}, \
{"powerpc", MASK_POWERPC}, \
{"no-powerpc", - (MASK_POWERPC | MASK_P
OWERPCSQR
| MASK_POWERPC64)}, \
{"no-powerpc", - (MASK_POWERPC | MASK_P
PCFPX
| MASK_POWERPC64)}, \
{"powerpc-
sqr", MASK_POWERPC | MASK_POWERPCSQR
}, \
{"powerpc-
fpx", MASK_POWERPC | MASK_PPCFPX
}, \
{"no-powerpc-
sqr", - MASK_POWERPCSQR
}, \
{"no-powerpc-
fpx", - MASK_PPCFPX
}, \
{"powerpc64", MASK_POWERPC | MASK_P
OWERPC64},
\
{"powerpc64", MASK_POWERPC | MASK_P
PCFPX | MASK_POWERPC64},
\
{"no-powerpc64", -MASK_POWERPC64}, \
{"no-powerpc64", -MASK_POWERPC64}, \
{"new-mnemonics", MASK_NEW_MNEMONICS}, \
{"new-mnemonics", MASK_NEW_MNEMONICS}, \
{"old-mnemonics", -MASK_NEW_MNEMONICS}, \
{"old-mnemonics", -MASK_NEW_MNEMONICS}, \
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment