Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
6a04a634
Commit
6a04a634
authored
Jul 06, 1994
by
Richard Earnshaw
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(arm umul_ppmm): Fix use of uninitialized register.
Eliminate clobbers of hard registers. From-SVN: r7663
parent
20250c07
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
15 additions
and
14 deletions
+15
-14
gcc/longlong.h
+15
-14
No files found.
gcc/longlong.h
View file @
6a04a634
...
@@ -150,24 +150,25 @@
...
@@ -150,24 +150,25 @@
"
r
" ((USItype)(al)), \
"
r
" ((USItype)(al)), \
"
rI
" ((USItype)(bl)))
"
rI
" ((USItype)(bl)))
#define umul_ppmm(xh, xl, a, b) \
#define umul_ppmm(xh, xl, a, b) \
{register USItype __t0, __t1, __t2; \
__asm__ ("
%
@
Inlined
umul_ppmm
__asm__ ("
%
@
Inlined
umul_ppmm
mov
%
|
r0
,
%
2
,
lsr
#
16
mov
%
2
,
%
5
,
lsr
#
16
mov
%
|
r2
,
%
3
,
lsr
#
16
mov
%
0
,
%
6
,
lsr
#
16
bic
%
|
r1
,
%
2
,
%|
r0
,
lsl
#
16
bic
%
3
,
%
5
,
%
2
,
lsl
#
16
bic
%
|
r2
,
%
3
,
%|
r2
,
lsl
#
16
bic
%
4
,
%
6
,
%
0
,
lsl
#
16
mul
%
1
,
%
|
r1
,
%|
r2
mul
%
1
,
%
3
,
%
4
mul
%
|
r2
,
%|
r0
,
%|
r2
mul
%
4
,
%
2
,
%
4
mul
%
|
r1
,
%
0
,
%|
r1
mul
%
3
,
%
0
,
%
3
mul
%
0
,
%
|
r0
,
%
0
mul
%
0
,
%
2
,
%
0
adds
%
|
r1
,
%|
r2
,
%|
r1
adds
%
3
,
%
4
,
%
3
addcs
%
0
,
%
0
,
#
65536
addcs
%
0
,
%
0
,
#
65536
adds
%
1
,
%
1
,
%
|
r1
,
lsl
#
16
adds
%
1
,
%
1
,
%
3
,
lsl
#
16
adc
%
0
,
%
0
,
%
|
r1
,
lsr
#
16
" \
adc
%
0
,
%
0
,
%
3
,
lsr
#
16
" \
: "
=&
r
" ((USItype)(xh)), \
: "
=&
r
" ((USItype)(xh)), \
"
=
r
" ((USItype)(xl)) \
"
=
r
" ((USItype)(xl)), \
"
=&
r
" (__t0), "
=&
r
" (__t1), "
=
r
" (__t2) \
: "
r
" ((USItype)(a)), \
: "
r
" ((USItype)(a)), \
"
r
" ((USItype)(b)) \
"
r
" ((USItype)(b)));}
: "
r0
", "
r1
", "
r2
")
#define UMUL_TIME 20
#define UMUL_TIME 20
#define UDIV_TIME 100
#define UDIV_TIME 100
#endif /* __arm__ */
#endif /* __arm__ */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment