Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
6970d948
Commit
6970d948
authored
Nov 24, 1998
by
Nick Clifton
Committed by
Nick Clifton
Nov 24, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Describe changes made to source and destination registers.
From-SVN: r23827
parent
0d797e77
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
3 deletions
+8
-3
gcc/ChangeLog
+5
-0
gcc/config/m32r/m32r.md
+3
-3
No files found.
gcc/ChangeLog
View file @
6970d948
Tue
Nov
24
09
:
33
:
49
1998
Nick
Clifton
<
nickc
@cygnus
.
com
>
*
config
/
m32r
/
m32r
.
md
(
movstrsi_internal
)
:
Describe
changes
made
to
source
and
destination
registers
.
Mon
Nov
23
20
:
28
:
02
1998
Mike
Stump
<
mrs
@wrs
.
com
>
Mon
Nov
23
20
:
28
:
02
1998
Mike
Stump
<
mrs
@wrs
.
com
>
*
libgcc2
.
c
(
top_elt
)
:
Remove
top_elt
,
it
isn
'
t
thread
safe
.
*
libgcc2
.
c
(
top_elt
)
:
Remove
top_elt
,
it
isn
'
t
thread
safe
.
...
...
gcc/config/m32r/m32r.md
View file @
6970d948
...
@@ -1787,10 +1787,10 @@
...
@@ -1787,10 +1787,10 @@
[
(set (mem:BLK (match_operand:SI 0 "register_operand" "r")) ;; destination
[
(set (mem:BLK (match_operand:SI 0 "register_operand" "r")) ;; destination
(mem:BLK (match_operand:SI 1 "register_operand" "r"))) ;; source
(mem:BLK (match_operand:SI 1 "register_operand" "r"))) ;; source
(use (match_operand:SI 2 "m32r_block_immediate_operand" "J"));; # bytes to move
(use (match_operand:SI 2 "m32r_block_immediate_operand" "J"));; # bytes to move
(set (match_dup 0) (plus:SI (match_dup 0) (minus:SI (match_dup 2) (const_int 4))))
(set (match_dup 1) (plus:SI (match_dup 1) (match_dup 2)))
(clobber (match_scratch:SI 3 "=&r")) ;; temp 1
(clobber (match_scratch:SI 3 "=&r")) ;; temp 1
(clobber (match_scratch:SI 4 "=&r")) ;; temp 2
(clobber (match_scratch:SI 4 "=&r"))] ;; temp 2
(clobber (match_dup 0))
(clobber (match_dup 1))]
""
""
"
*
return m32r_output_block_move (insn, operands);"
"
*
return m32r_output_block_move (insn, operands);"
[
(set_attr "type" "store8")
[
(set_attr "type" "store8")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment