Commit 67fb7be7 by Jakub Jelinek Committed by Jakub Jelinek

re PR rtl-optimization/61801 (sched2 miscompiles syscall sequence with -g)

	PR rtl-optimization/61801
	* gcc.target/i386/pr61801.c: Rewritten.

From-SVN: r213652
parent 4aa81c2e
2014-08-06 Jakub Jelinek <jakub@redhat.com>
PR rtl-optimization/61801
* gcc.target/i386/pr61801.c: Rewritten.
2014-08-05 Kyrylo Tkachov <kyrylo.tkachov@arm.com> 2014-08-05 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
* gcc.target/aarch64/scalar_intrinsics.c (test_vqdmlals_lane_s32): * gcc.target/aarch64/scalar_intrinsics.c (test_vqdmlals_lane_s32):
......
/* PR rtl-optimization/61801 */
/* { dg-do compile } */ /* { dg-do compile } */
/* { dg-options "-Os -fcompare-debug" } */ /* { dg-options "-Os -fcompare-debug" } */
int a, b, c; int a, c;
void fn1 () int bar (void);
void baz (void);
void
foo (void)
{ {
int d; int d;
if (fn2 () && !0) if (bar ())
{ {
b = ( int e;
{ baz ();
int e; asm volatile ("" : "=a" (e) : "0" (a), "i" (0));
fn3 (); d = e;
switch (0)
default:
asm volatile("" : "=a"(e) : "0"(a), "i"(0));
e;
});
d = b;
} }
c = d; c = d;
} }
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment