Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
67cd4f83
Commit
67cd4f83
authored
Apr 03, 1995
by
Torbjorn Granlund
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(const_uint32_operand): New function.
(const_sint32_operand): New function. From-SVN: r9306
parent
88f63c77
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
33 additions
and
0 deletions
+33
-0
gcc/config/m68k/m68k.c
+33
-0
No files found.
gcc/config/m68k/m68k.c
View file @
67cd4f83
...
...
@@ -2426,3 +2426,36 @@ strict_low_part_peephole_ok (mode, first_insn, target)
return
0
;
}
/* Accept integer operands in the range 0..0xffffffff. We have to check the
range carefully since this predicate is used in DImode contexts. Also, we
need some extra crud to make it work when hosted on 64-bit machines. */
int
const_uint32_operand
(
op
,
mode
)
rtx
op
;
enum
machine_mode
mode
;
{
#if HOST_BITS_PER_WIDE_INT > 32
/* All allowed constants will fit a CONST_INT. */
return
(
GET_CODE
(
op
)
==
CONST_INT
&&
(
INTVAL
(
op
)
>=
0
&&
INTVAL
(
op
)
<=
0xffffffffL
));
#else
return
(
GET_CODE
(
op
)
==
CONST_INT
||
(
GET_CODE
(
op
)
==
CONST_DOUBLE
&&
CONST_DOUBLE_HIGH
(
op
)
==
0
));
#endif
}
/* Accept integer operands in the range -0x80000000..0x7fffffff. We have
to check the range carefully since this predicate is used in DImode
contexts. */
int
const_sint32_operand
(
op
,
mode
)
rtx
op
;
enum
machine_mode
mode
;
{
/* All allowed constants will fit a CONST_INT. */
return
(
GET_CODE
(
op
)
==
CONST_INT
&&
(
INTVAL
(
op
)
>=
(
-
0x7fffffff
-
1
)
&&
INTVAL
(
op
)
<=
0x7fffffff
));
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment