Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
67232b23
Commit
67232b23
authored
Jan 23, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(simplify_comparison): Fix typo in last change.
From-SVN: r6407
parent
5cb7368c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
15 deletions
+14
-15
gcc/combine.c
+14
-15
No files found.
gcc/combine.c
View file @
67232b23
...
@@ -8451,21 +8451,20 @@ simplify_comparison (code, pop0, pop1)
...
@@ -8451,21 +8451,20 @@ simplify_comparison (code, pop0, pop1)
shift. We can if the shift is a rotate or if the bits shifted out of
shift. We can if the shift is a rotate or if the bits shifted out of
this shift are known to be zero for both inputs and if the type of
this shift are known to be zero for both inputs and if the type of
comparison is compatible with the shift. */
comparison is compatible with the shift. */
else
if
(
GET_CODE
(
op0
)
==
GET_CODE
(
op1
)
if
(
GET_CODE
(
op0
)
==
GET_CODE
(
op1
)
&&
GET_MODE_BITSIZE
(
GET_MODE
(
op0
))
<=
HOST_BITS_PER_WIDE_INT
&&
GET_MODE_BITSIZE
(
GET_MODE
(
op0
))
<=
HOST_BITS_PER_WIDE_INT
&&
((
GET_CODE
(
op0
)
==
ROTATE
&&
(
code
==
NE
||
code
==
EQ
))
&&
((
GET_CODE
(
op0
)
==
ROTATE
&&
(
code
==
NE
||
code
==
EQ
))
||
((
GET_CODE
(
op0
)
==
LSHIFTRT
||
((
GET_CODE
(
op0
)
==
LSHIFTRT
||
GET_CODE
(
op0
)
==
ASHIFT
||
GET_CODE
(
op0
)
==
ASHIFT
||
GET_CODE
(
op0
)
==
LSHIFT
)
||
GET_CODE
(
op0
)
==
LSHIFT
)
&&
(
code
!=
GT
&&
code
!=
LT
&&
(
code
!=
GT
&&
code
!=
LT
&&
code
!=
GE
&&
code
!=
LE
))
&&
code
!=
GE
&&
code
!=
LE
))
||
(
GET_CODE
(
op0
)
==
ASHIFTRT
||
(
GET_CODE
(
op0
)
==
ASHIFTRT
&&
(
code
!=
GTU
&&
code
!=
LTU
&&
(
code
!=
GTU
&&
code
!=
LTU
&&
code
!=
GEU
&&
code
!=
GEU
)))
&&
code
!=
GEU
&&
code
!=
GEU
)))
&&
GET_CODE
(
XEXP
(
op0
,
1
))
==
CONST_INT
&&
GET_CODE
(
XEXP
(
op0
,
1
))
==
CONST_INT
&&
INTVAL
(
XEXP
(
op0
,
1
))
>=
0
&&
INTVAL
(
XEXP
(
op0
,
1
))
>=
0
&&
INTVAL
(
XEXP
(
op0
,
1
))
<
HOST_BITS_PER_WIDE_INT
&&
INTVAL
(
XEXP
(
op0
,
1
))
<
HOST_BITS_PER_WIDE_INT
&&
XEXP
(
op0
,
1
)
==
XEXP
(
op1
,
1
))
&&
XEXP
(
op0
,
1
)
==
XEXP
(
op1
,
1
))
{
{
enum
machine_mode
mode
=
GET_MODE
(
op0
);
enum
machine_mode
mode
=
GET_MODE
(
op0
);
unsigned
HOST_WIDE_INT
mask
=
GET_MODE_MASK
(
mode
);
unsigned
HOST_WIDE_INT
mask
=
GET_MODE_MASK
(
mode
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment