Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
660f1419
Commit
660f1419
authored
Oct 09, 1994
by
Richard Earnshaw
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(reload_outdf): Don't emit an add insn if the address is just a register.
From-SVN: r8244
parent
8184390e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
2 deletions
+5
-2
gcc/config/arm/arm.md
+5
-2
No files found.
gcc/config/arm/arm.md
View file @
660f1419
...
...
@@ -2493,8 +2493,11 @@
(match_operand:SI 2 "s_register_operand" "=&r")]
""
"
emit_insn (gen_addsi3 (operands
[
2
]
, XEXP (XEXP (operands
[
0
]
, 0), 0),
XEXP (XEXP (operands
[
0
]
, 0), 1)));
if (GET_CODE (XEXP (operands
[
0
]
, 0)) == REG)
operands
[
2
]
= XEXP (operands
[
0
]
, 0);
else
emit_insn (gen_addsi3 (operands
[
2
]
, XEXP (XEXP (operands
[
0
]
, 0), 0),
XEXP (XEXP (operands
[
0
]
, 0), 1)));
emit_insn (gen_rtx (SET, VOIDmode, gen_rtx (MEM, DFmode, operands
[
2
]
),
operands
[
1
]
));
DONE;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment