Skip to content

R
riscv-gcc-1
Commit 65d8c94d by Tamar Christina Committed by Tamar Christina
Options

re PR testsuite/78421 (vect-strided-a-u8-i2-gap.c fails on armeb) 

2017-09-21  Tamar Christina  <tamar.christina@arm.com>

	PR testsuite/78421
	* lib/target-supports.exp (check_effective_target_vect_hw_misalign):
	Invert arm check.

From-SVN: r253073
parent ffc1ded5
Showing with 7 additions and 1 deletions
gcc/ChangeLog
2017-09-21 Tamar Christina <tamar.christina@arm.com>
PR testsuite/78421
* lib/target-supports.exp (check_effective_target_vect_hw_misalign):
Invert arm check.
2017-09-21 Segher Boessenkool <segher@kernel.crashing.org> 2017-09-21 Segher Boessenkool <segher@kernel.crashing.org>
* haifa-sched.c: Rename insn_cost to insn_sched_cost. * haifa-sched.c: Rename insn_cost to insn_sched_cost.
gcc/testsuite/lib/target-supports.exp
...@@ -5951,7 +5951,7 @@ proc check_effective_target_vect_hw_misalign { } { ...@@ -5951,7 +5951,7 @@ proc check_effective_target_vect_hw_misalign { } {
set et_vect_hw_misalign_saved($et_index) 1 set et_vect_hw_misalign_saved($et_index) 1
} }
if { [istarget arm*-*-*] } { if { [istarget arm*-*-*] } {
set et_vect_hw_misalign_saved($et_index) [check_effective_target_arm_vect_no_misalign] set et_vect_hw_misalign_saved($et_index) ![check_effective_target_arm_vect_no_misalign]
} }
} }
verbose "check_effective_target_vect_hw_misalign:\ verbose "check_effective_target_vect_hw_misalign:\
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment