Skip to content

R
riscv-gcc-1
Commit 655c5444 by Walter Lee Committed by Walter Lee
Options

Fix doc typo. 

	* doc/md.texi (TILE-Gx): Fix typo.

From-SVN: r190729
parent 15a611c0
Showing with 6 additions and 2 deletions
gcc/ChangeLog
2012-08-27 Walter Lee <walt@tilera.com> 2012-08-27 Walter Lee <walt@tilera.com>
* doc/md.texi (TILE-Gx): Fix typo.
2012-08-27 Walter Lee <walt@tilera.com>
* config/tilegx/tilegx.c (tilegx_function_profiler): Fix typo. * config/tilegx/tilegx.c (tilegx_function_profiler): Fix typo.
config/tilepro/tilepro.c (tilepro_function_profiler): Ditto. config/tilepro/tilepro.c (tilepro_function_profiler): Ditto.
......
gcc/doc/md.texi
...@@ -3580,7 +3580,7 @@ Register B14 (aka DP). ...@@ -3580,7 +3580,7 @@ Register B14 (aka DP).
@itemx R07 @itemx R07
@itemx R08 @itemx R08
@itemx R09 @itemx R09
@itemx R010 @itemx R10
Each of these represents a register constraint for an individual Each of these represents a register constraint for an individual
register, from r0 to r10. register, from r0 to r10.
...@@ -3658,7 +3658,7 @@ The integer constant 0xffffffff00000000. ...@@ -3658,7 +3658,7 @@ The integer constant 0xffffffff00000000.
@itemx R07 @itemx R07
@itemx R08 @itemx R08
@itemx R09 @itemx R09
@itemx R010 @itemx R10
Each of these represents a register constraint for an individual Each of these represents a register constraint for an individual
register, from r0 to r10. register, from r0 to r10.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment