Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
64d8baf9
Commit
64d8baf9
authored
Feb 20, 1994
by
Jim Wilson
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(movdf_internal1): Disable if TARGET_FLOAT64 != TARGET_64BIT.
(movdf_internal1a): New pattern. From-SVN: r6595
parent
3005527f
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
16 additions
and
1 deletions
+16
-1
gcc/config/mips/mips.md
+16
-1
No files found.
gcc/config/mips/mips.md
View file @
64d8baf9
...
...
@@ -2983,7 +2983,7 @@ move\\t%0,%z4\\n\\
(define_insn "movdf_internal1"
[
(set (match_operand:DF 0 "nonimmediate_operand" "=f,f,f,R,o,f,
*f,*
d,
*d,*
d,
*d,*
R,
*
o")
(match_operand:DF 1 "general_operand" "f,R,o,fG,fG,F,
*d,*
f,
*d*
G,
*R,*
o
*F,*
d,
*
d"))]
"TARGET_HARD_FLOAT
"TARGET_HARD_FLOAT
&& !(TARGET_FLOAT64 && !TARGET_64BIT)
&& (register_operand (operands
[
0
]
, DFmode)
|| register_operand (operands
[
1
]
, DFmode)
|| (GET_CODE (operands
[
1
]
) == CONST_INT && INTVAL (operands
[
1
]
) == 0)
...
...
@@ -2993,6 +2993,21 @@ move\\t%0,%z4\\n\\
(set_attr "mode" "DF")
(set_attr "length" "1,2,4,2,4,4,2,2,2,2,4,2,4")])
(define_insn "movdf_internal1a"
[
(set (match_operand:DF 0 "nonimmediate_operand" "=f,f,R,R,o,o,f,
*d,*
d,
*d,*
o,
*
R")
(match_operand:DF 1 "general_operand" " f,o,f,G,f,G,F,
*F,*
o,
*R,*
d,
*
d"))]
"TARGET_HARD_FLOAT && (TARGET_FLOAT64 && !TARGET_64BIT)
&& (register_operand (operands
[
0
]
, DFmode)
|| register_operand (operands
[
1
]
, DFmode))
|| (GET_CODE (operands
[
0
]
) == MEM
&& ((GET_CODE (operands
[
1
]
) == CONST_INT
&& INTVAL (operands
[
1
]
) == 0)
|| operands
[
1
]
== CONST0_RTX (DFmode)))"
"
*
return mips_move_2words (operands, insn); "
[
(set_attr "type" "move,load,store,store,store,store,load,load,load,load,store,store")
(set_attr "mode" "DF")
(set_attr "length" "1,2,1,1,2,2,2,2,2,1,2,1")])
(define_insn "movdf_internal2"
[
(set (match_operand:DF 0 "nonimmediate_operand" "=d,d,d,R,o")
(match_operand:DF 1 "general_operand" "dG,R,oF,d,d"))]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment