Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
626d0d1d
Commit
626d0d1d
authored
May 20, 1992
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
*** empty log message ***
From-SVN: r1030
parent
09a1d028
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
31 additions
and
6 deletions
+31
-6
gcc/jump.c
+31
-6
No files found.
gcc/jump.c
View file @
626d0d1d
...
...
@@ -952,16 +952,37 @@ jump_optimize (f, cross_jump, noop_moves, after_regscan)
&&
(
temp3
=
get_condition
(
insn
,
&
temp4
))
!=
0
&&
can_reverse_comparison_p
(
temp3
,
insn
))
{
rtx
t
arget
,
seq
;
rtx
t
emp6
,
target
=
0
,
seq
,
init_insn
=
0
,
init
=
temp2
;
enum
rtx_code
code
=
reverse_condition
(
GET_CODE
(
temp3
));
start_sequence
();
target
=
emit_store_flag
(
gen_reg_rtx
(
GET_MODE
(
temp2
)),
code
,
XEXP
(
temp3
,
0
),
XEXP
(
temp3
,
1
),
VOIDmode
,
(
code
==
LTU
||
code
==
LEU
||
code
==
GTU
||
code
==
GEU
),
1
);
/* It must be the case that TEMP2 is not modified in the range
[TEMP4, INSN). The one exception we make is if the insn
before INSN sets TEMP2 to something which is also unchanged
in that range. In that case, we can move the initialization
into our sequence. */
if
((
temp5
=
prev_active_insn
(
insn
))
!=
0
&&
GET_CODE
(
temp5
)
==
INSN
&&
(
temp6
=
single_set
(
temp5
))
!=
0
&&
rtx_equal_p
(
temp2
,
SET_DEST
(
temp6
))
&&
(
CONSTANT_P
(
SET_SRC
(
temp6
))
||
GET_CODE
(
SET_SRC
(
temp6
))
==
REG
||
GET_CODE
(
SET_SRC
(
temp6
))
==
SUBREG
))
{
emit_insn
(
PATTERN
(
temp5
));
init_insn
=
temp5
;
init
=
SET_SRC
(
temp6
);
}
if
(
CONSTANT_P
(
init
)
||
!
reg_set_between_p
(
init
,
PREV_INSN
(
temp4
),
insn
))
target
=
emit_store_flag
(
gen_reg_rtx
(
GET_MODE
(
temp2
)),
code
,
XEXP
(
temp3
,
0
),
XEXP
(
temp3
,
1
),
VOIDmode
,
(
code
==
LTU
||
code
==
LEU
||
code
==
GTU
||
code
==
GEU
),
1
);
/* If we can do the store-flag, do the addition or
subtraction. */
...
...
@@ -987,6 +1008,10 @@ jump_optimize (f, cross_jump, noop_moves, after_regscan)
emit_insns_before
(
seq
,
temp4
);
delete_insn
(
temp
);
if
(
init_insn
)
delete_insn
(
init_insn
);
next
=
NEXT_INSN
(
insn
);
#ifdef HAVE_cc0
delete_insn
(
prev_nonnote_insn
(
insn
));
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment