Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
6246471c
Commit
6246471c
authored
Dec 07, 2001
by
Kaveh R. Ghazi
Committed by
Kaveh Ghazi
Dec 07, 2001
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* alpha.md: Use (HOST_WIDE_INT)1<<63 in lieu of 0x8000000000000000.
From-SVN: r47774
parent
ecd70094
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
2 deletions
+6
-2
gcc/ChangeLog
+4
-0
gcc/config/alpha/alpha.md
+2
-2
No files found.
gcc/ChangeLog
View file @
6246471c
2001
-
12
-
07
Kaveh
R
.
Ghazi
<
ghazi
@caip
.
rutgers
.
edu
>
*
alpha
.
md
:
Use
(
HOST_WIDE_INT
)
1
<<
63
in
lieu
of
0x8000000000000000
.
2001
-
12
-
07
Stephane
Carrez
<
Stephane
.
Carrez
@sun
.
com
>
*
config
/
sparc
/
sparc
.
c
(
epilogue_renumber
)
:
Do
not
replace
%
fp
...
...
gcc/config/alpha/alpha.md
View file @
6246471c
...
...
@@ -2296,7 +2296,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi"
"TARGET_HAS_XFLOATING_LIBS"
{
#if HOST_BITS_PER_WIDE_INT >= 64
operands
[
2
]
= force_reg (DImode, GEN_INT (
0x8000000000000000
));
operands
[
2
]
= force_reg (DImode, GEN_INT (
(HOST_WIDE_INT) 1 << 63
));
#else
operands
[
2
]
= force_reg (DImode, immed_double_const (0, 0x80000000, DImode));
#endif
...
...
@@ -2333,7 +2333,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi"
"TARGET_HAS_XFLOATING_LIBS"
{
#if HOST_BITS_PER_WIDE_INT >= 64
operands
[
2
]
= force_reg (DImode, GEN_INT (
0x8000000000000000
));
operands
[
2
]
= force_reg (DImode, GEN_INT (
(HOST_WIDE_INT) 1 << 63
));
#else
operands
[
2
]
= force_reg (DImode, immed_double_const (0, 0x80000000, DImode));
#endif
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment