Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5ff80931
Commit
5ff80931
authored
May 14, 1997
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* mn10300.md (adddi3, subdi3): Remove expanders and patterns.
From-SVN: r14068
parent
e5a1e0e8
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
56 deletions
+0
-56
gcc/config/mn10300/mn10300.md
+0
-56
No files found.
gcc/config/mn10300/mn10300.md
View file @
5ff80931
...
...
@@ -681,48 +681,6 @@
mov %2,%0
\;
add %1,%0"
[
(set_attr "cc" "set_zn,none_0hit,none_0hit,set_zn,none_0hit,set_zn")
]
)
(define_expand "adddi3"
[
(set (reg:DI 0) (match_operand:DI 1 "register_operand" ""))
(set (reg:DI 2) (match_operand:DI 2 "nonmemory_operand" ""))
(set (reg:DI 0) (plus:DI (reg:DI 0) (reg:DI 2)))
(set (match_operand:DI 0 "register_operand" "") (reg:DI 0))]
""
"
{
if (GET_CODE (operands
[
2
]
) == CONST_INT)
{
rtx reg0 = gen_rtx (REG, DImode, 0);
emit_move_insn (reg0, operands[1]);
emit_insn (gen_adddi3_const (operands[2]));
emit_move_insn (operands[0], reg0);
DONE;
}
}")
;; The general adddi3 pattern.
(define_insn ""
[
(set (reg:DI 0) (plus:DI (reg:DI 0) (reg:DI 2)))
]
""
"add d2,d0
\;
addc d3,d1"
[
(set_attr "cc" "clobber")
]
)
;; adddi3 with on operand being a constant.
(define_insn "adddi3_const"
[
(set (reg:DI 0)
(plus:DI (reg:DI 0) (match_operand:DI 0 "const_int_operand" "i")))
(clobber (reg:DI 2))]
""
"
*
{
long value = INTVAL (operands
[
0
]
);
if (value < 0)
return
\"
mov -1,d2
\;
add %0,d0
\;
addc d2,d1
\"
;
else
return
\"
clr d2
\;
add %0,d0
\;
addc d2,d1
\"
;
}"
[
(set_attr "cc" "clobber")
]
)
;; ----------------------------------------------------------------------
;; SUBTRACT INSTRUCTIONS
;; ----------------------------------------------------------------------
...
...
@@ -749,20 +707,6 @@
DONE;
}")
(define_expand "subdi3"
[
(set (reg:DI 0) (match_operand:DI 1 "register_operand" ""))
(set (reg:DI 2) (match_operand:DI 2 "nonmemory_operand" ""))
(set (reg:DI 0) (minus:DI (reg:DI 0) (reg:DI 2)))
(set (match_operand:DI 0 "register_operand" "") (reg:DI 0))]
""
"")
(define_insn ""
[
(set (reg:DI 0) (minus:DI (reg:DI 0) (reg:DI 2)))
]
""
"sub d2,d0
\;
subc d3,d1"
[
(set_attr "cc" "clobber")
]
)
;; ----------------------------------------------------------------------
;; MULTIPLY INSTRUCTIONS
;; ----------------------------------------------------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment