Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5e3c02a8
Commit
5e3c02a8
authored
Dec 29, 1999
by
Donald Lindsay
Committed by
Don Lindsay
Dec 29, 1999
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Patch to configure.in, approved by law@cygnus, for mn10200 processor.
From-SVN: r31121
parent
80ec27c8
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
7 additions
and
0 deletions
+7
-0
gcc/ChangeLog
+6
-0
gcc/configure
+0
-0
gcc/configure.in
+1
-0
No files found.
gcc/ChangeLog
View file @
5e3c02a8
Wed
Dec
29
12
:
44
:
54
1999
Donald
Lindsay
<
dlindsay
@cygnus
.
com
>
*
configure
.
in
,
configure
:
case
arm
for
mn10200
-*-*
now
sets
float_format
=
i32
so
that
float
.
h
will
correctly
claim
"double"
to
be
32
bits
.
Ran
autoconf
to
generate
configure
from
.
in
file
.
Wed
Dec
29
10
:
53
:
21
1999
Jeffrey
A
Law
(
law
@cygnus
.
com
)
*
pa
.
md
(
conditional
zero
)
:
If
op1
is
a
register
,
force
it
into
...
...
gcc/configure
View file @
5e3c02a8
This diff is collapsed.
Click to expand it.
gcc/configure.in
View file @
5e3c02a8
...
...
@@ -2835,6 +2835,7 @@ changequote([,])dnl
fi
;;
mn10200-*-*)
float_format=i32
cpu_type=mn10200
tm_file="mn10200/mn10200.h"
if test x$stabs = xyes
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment